DS31256 datasheet(139/183 Pages) MAXIM

139 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

139 of 183

10.2.2 Status Bits (PCMD0)

The upper word in the PCMD0 register is the status portion, which reports events as they occur. As previously

mentioned, reads of the status portion occur normally but writes are unique in that bits can only be reset (i.e.,

forced to 0). This occurs when 1 is written to a bit position. Writes with a 0 to a bit position have no effect. This

allows individual bits to be reset.

Bits 16 to 20/Reserved. These read-only bits are forced to 0 by the device.

Bit 21/66MHz Capable (66MHz). This read-only bit is forced to 0 by the device to indicate that it is not capable

of running at 66MHz.

Bit 22/User-Definable Features Capable (UDF). This read-only bit is forced to 0 by the device to indicate that it

does not support user-definable features.

Bit 23/Fast Back-to-Back Capable Target (FBBCT). This read-only bit is forced to 1 by the device to indicate

that it is capable of accepting fast back-to-back transactions when the transactions are not from the same agent.

Bit 24/PCI Parity Error Reported (PARR). This read/write bit is set to 1 when the device is a bus master and

detects or asserts the

PPERR signal when the PARC command bit is enabled. This bit can be reset (set to 0) by the

host by writing 1 to this bit.

0 = no parity errors have been detected

1 = parity errors detected

Bits 25, 26/Device Timing Select Bits 0 and 1 (DTS0 and DTS1). These read-only bits are forced to 01b by the

device to indicate that it is capable of the medium timing requirements for the

PDEVSEL signal.

Bit 27/Target Abort Initiated (TABT). This read-only bit is forced to 0 by the device since it does not terminate

a bus transaction with a target abort when the device is a target.

Bit 28/Target Abort Detected by Master (TABTM). This read/write bit is set to 1 when the device is a bus

master and it detects that a bus transaction has been aborted by the target with a target abort. This bit can be reset

(set to 0) by the host by writing 1 to this bit.

Bit 29/Master Abort (MABT). This read/write bit is set to 1 when the device is a bus master and the bus

transaction is terminated with a master abort (except for special cycle). This bit can be reset (set to 0) by the host

by writing 1 to this bit.

Bit 30/PCI System Error Reported (PSE). This read/write bit is set to 1 when the device asserts the

PSERR

signal. This bit can be reset (set to 0) by the host by writing 1 to this bit.

Bit 31/PCI Parity Error Reported (PPE). This read/write bit is set to 1 when the device detects a parity error

(even if parity is disabled through the PARC command bit). This bit can be reset (set to 0) by the host by writing 1

to this bit.

DS31256 数据表(PDF) 139 Page - Maxim Integrated Products

DS31256 数据表(HTML) 139 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载