DS31256 datasheet(167/183 Pages) MAXIM

167 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

167 of 183

BYPASS. When the BYPASS instruction is latched into the parallel instruction register, JTDI connects

to JTDO through the 1-bit bypass test register. This allows data to pass from JTDI to JTDO without

affecting the device’s normal operation.

IDCODE. When the IDCODE instruction is latched into the parallel instruction register, the

identification test register is selected. The device identification code loads into the identification register

on the rising edge of JTCLK following entry into the Capture-DR state. Shift-DR can be used to shift the

identification code out serially through JTDO. During Test-Logic-Reset, the identification code is forced

into the instruction register’s parallel output. The device ID code always has 1 in the LSB position. The

next 11 bits identify the manufacturer’s JEDEC number and number of continuation bytes followed by 16

bits for the device and 4 bits for the version. The device ID code for the DS31256 is 00006143h.

12.4Test Registers

IEEE 1149.1 requires a minimum of two test registers—the bypass register and the boundary scan

conjunction with the IDCODE instruction and the Test-Logic-Reset state of the TAP controller.

Bypass Register

This is a single 1-bit shift register used in conjunction with the BYPASS, CLAMP, and HIGHZ

instructions that provides a short path between JTDI and JTDO.

Boundary Scan Register

This register contains both a shift register path and a latched parallel output for all control cells and digital

I/O cells. Visit www.maxim-ic.com/telecom for a downloadable BDSL file that contains all bit identity

and definition information.

Identification Register

The identification register contains a 32-bit shift register and a 32-bit latched parallel output. This register

is selected during the IDCODE instruction and when the TAP controller is in the Test-Logic-Reset state.

DS31256 数据表(PDF) 167 Page - Maxim Integrated Products