DS31256 datasheet(168/183 Pages) MAXIM

168 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

168 of 183

13.

AC CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Voltage on Any Lead with Respect to VSS (except VDD)

-0.3V to 5.5V

Supply Voltage (VDD) with Respect to VSS

-0.3V to 3.63V

Operating Temperature/Ambient Temperature Under Bias

0°C to +70°C

Junction Temperature Under Bias

£125°C

Storage Temperature Range

-55°C to +125°C

Soldering Temperature Range

See IPC/JEDEC J-STD-020A Specification

ESD Tolerance (Note 1)

Class 2 (2000V→4000V HBM: 1.5k

W, 100pF)

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only,

and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is

not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA = 0°C to +70°C)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Logic 1

VIH

(Notes 2, 3)

1.8

5.5

Logic 0

VIL

(Note 2)

-0.3

+0.8

Supply

VDD

3.0

3.6

DC CHARACTERISTICS

(VDD = 3.0V to 3.6V, TA = 0°C to +70°C.)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Supply Current at VDD = 3.6V

IDD

(Note 4)

500

770

Lead Capacitance

CIO

Schmitt Hysteresis

VTH

0.6

Input Leakage

IIL

(Note 5)

-10

+10

Input Leakage (with pullups)

IILP

(Note 5)

-500

+500

Output Leakage

ILO

(Note 6)

-10

+10

Output Current (2.4V)

IOH

-4.0

Output Current (0.4V)

IOL

+4.0

Output Capacitance

COUT

(Note 1)

Output Capacitance

COUTB

(Note 1)

Note 1: COUTB refers to bus-related outputs (PCI and local bus); COUT refers to all other outputs.

Note 2: Assumes a reasonably noise-free environment.

Note 3: The PCI 2.1 Specification states that VIH should be VDD/2 in a 3.3V signaling environment, and 2.0V in a 5V signaling environment.

Note 4: Measured 550mA with RC0 to RC15 and TC0 to TC15 = 2.048MHz, PCLK = 33MHz, constant traffic on all ports.

Note 5: 0V < VIN < VDD

Note 6: Outputs in tri-state.

Note 7: The typical values listed above are not production tested.

Note 8: Dallas Semiconductor Communications devices are tested in accordance with ESDA STM 5.1-1998.

DS31256 数据表(PDF) 168 Page - Maxim Integrated Products

DS31256 数据表(HTML) 168 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载