ADAS1000-4BSTZ datasheet(52/80 Pages) AD

52 / 80 page

ADAS1000-3/ADAS1000-4

Data Sheet

In the 128 kHz data rate, all write words are still 32-bit writes

but the read words in the data packet are now 16 bits (upper

16 bits of register). There are no address bits, only data bits.

16-bit words (for example, pace and respiration).

87B

Data Frames/Packets

The general data packet structure is shown in Table 18. Data

can be received in two different frame formats. For the 2 kHz

and 16 kHz data rates, a 32-bit data format is used (where the

the word within the frame) (see Table 22). For the 128 kHz data

rate, words are provided in 16-bit data format (see Table 23).

When the configuration is complete, the user can begin reading

frames by issuing a read command to the frame header register

(see Table 53). The ADAS1000-3/ADAS1000-4 continue to

make frames available until another register address is written

(read or write command). To continue reading frame data,

continue to write all zeros on SDI, which is a write of the

NOP register (Address 0x00). A frame is interrupted only

when another read or write command is issued.

Each frame can be a large amount of data plus status words.

CSEE

can toggle between each word of data within a frame, or it can

be held constantly low during the entire frame.

Reading all the data-words creates a frame containing 10 × 32

bit words when reading at 2 kHz or 16 kHz data rates; similarly,

a frame contains 13 × 16-bit words when reading at 128 kHz.

Additionally any words not required can be excluded from

the frame. To arrange the frame with the words of interest,

configure the appropriate bits in the frame control register (see

Table 37). The complete set of words per frame are 10 × 32-bit

words for the 2 kHz or 16 kHz data rates, or 13 × 16-bit words

at 128 kHz.

Any data not available within the frame can be read between

frames. Reading a register interrupts the frame and requires

the user to issue a new read command of Address 0x40 (see

Table 53) to start framing again.

88B

Read Mode

Although the primary reading function within the ADAS1000-3/

ADAS1000-4 is the output of the ECG frame data, the devices

also allow reading of all configuration registers. To read a

command containing the particular register address. If the

device is already in data framing mode, the read register

command can be interleaved between the frames by issuing a

read register command during the last word of frame data.

Data shifted out during the next word is the register read data.

To return to framing mode, the user must re-enable framing

by issuing a read of the frame header register (Address 0x40)

(see Table 53). This register write can be used to flush out the

Table 20. Example of Reading Registers and Frames

SDI

…..

NOP

Read

Address

Read

frames

NOP

…..

SDO

…..

Frame

data

Frame

CRC

Data N

Frame

header

Frame

data

…..

Regular register reads are always 32 bits long and MSB first.

Serial Clock Rate

The SCLK can be up to 40 MHz, depending on the IOVDD

voltage level as shown in Table 5. The minimum SCLK

frequency is set by the requirement that all frame data be

clocked out before the next frame becomes available.

SCLK (min) = frame_rate × words_per_frame × bits_per_word

The minimum SCLK for the various frame rates is shown in

Table 21.

Table 21. SCLK Clock Frequency vs. Packet Data/Frame Rates

Frame

Rate

Word

Size

Maximum

Words/Frame1

Minimum

SCLK

128 kHz

16 bits

13 words

26.62 MHz

16 kHz

32 bits

10 words

5.12 MHz

2 kHz

32 bits

10 words

640 kHz

This is the full set of words that a frame contains. It is programmable and can

be configured to provide only the words of interest. See Table 37.

Table 22. Default 2 kHz and 16 kHz Data Rate: 32-Bit Frame Word Format

Header

Lead I/LA

Lead II/LL

Lead III/RA

PACE

RESPM

RESPPH

LOFF

GPIO

CRC

Address

0x40

0x11

0x12

0x13

0x1A

0x1B

0x1C

0x1D

0x06

0x41

Table 23. Default 128 kHz Data Rate: 16-Bit Frame Word Format

Header

Lead I/LA

Lead II/LL

Lead III/RA

PACE1

PACE2

RESPM1

RESPM2

RESPH1

RESPH2

LOFF

GPIO

CRC

Address

0x40

0x11

0x12

0x13

0x1A

0x1B

0x1C

0x1D

0x06

0x41

Rev. B | Page 52 of 80

ADAS1000-4BSTZ 数据表(PDF) 52 Page - Analog Devices

ADAS1000-4BSTZ 数据表(HTML) 52 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载

链接网址

ADAS1000-4BSTZ 数据表(PDF) 52 Page - Analog Devices

ADAS1000-4BSTZ 数据表(HTML) 52 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表 下载

链接网址

数据表下载