数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADAS1000-4BSTZ 数据表(PDF) 17 Page - Analog Devices

部件名 ADAS1000-4BSTZ
功能描述  Low Power, Three Electrode Electrocardiogram (ECG) Analog Front End
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADAS1000-4BSTZ 数据表(HTML) 17 Page - Analog Devices

Back Button ADAS1000-4BSTZ Datasheet HTML 13Page - Analog Devices ADAS1000-4BSTZ Datasheet HTML 14Page - Analog Devices ADAS1000-4BSTZ Datasheet HTML 15Page - Analog Devices ADAS1000-4BSTZ Datasheet HTML 16Page - Analog Devices ADAS1000-4BSTZ Datasheet HTML 17Page - Analog Devices ADAS1000-4BSTZ Datasheet HTML 18Page - Analog Devices ADAS1000-4BSTZ Datasheet HTML 19Page - Analog Devices ADAS1000-4BSTZ Datasheet HTML 20Page - Analog Devices ADAS1000-4BSTZ Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 80 page
background image
Data Sheet
ADAS1000-3/ADAS1000-4
Rev. B | Page 17 of 80
ADAS1000-3 Pin No.
ADAS1000-4 Pin No.
Mnemonic
Description
LQFP
LFCSP
LQFP
LFCSP
44
32
44
32
SCLK
Clock Input. Data is clocked into the shift register on a rising edge and clocked out on a
falling edge.
43
33
43
33
SDI
Serial Data Input.
53
25
53
25
A
PDE
Power-Down, Active Low.
45
31
45
31
SDO
Serial Data Output. This pin is used for reading back register configuration data and for
the data frames.
42
34
42
34
A
DRDYE
Digital Output. This pin indicates that conversion data is ready to be read back when
low, busy when high. When reading packet data, the entire packet must be read to
allow
A
DRDYE
A
to return high.
54
24
54
24
A
RESETE
Digital Input. This pin has an internal pull-up resistor. This pin resets all internal nodes to
their power-on reset values.
52
26
52
26
SYNC_GANG
Digital Input/Output (Output on Master, Input on Slave). Used for synchronization
control where multiple devices are connected together. Powers up in high impedance.
36
40
36
40
GPIO0/
A
MCSE
General-Purpose I/O or Master 128 kHz SPI
A
CSE
A
.
37
39
37
39
GPIO1/MSCLK
General-Purpose I/O or Master 128 kHz SPI SCLK.
38
38
38
38
GPIO2/MSDO
General-Purpose I/O or Master 128 kHz SPI SDO.
39
37
39
37
GPIO3
General-Purpose I/O.
1, 3, 4, 5,
6, 13, 14,
16, 17,
32, 33,
48, 49,
62, 64
2, 3, 10,
11, 12,
13, 16
1, 13, 14,
16, 17, 32,
33, 48, 49,
64
2, 3
NC
No connect. Do not connect to these pins (see Figure 7, Figure 8, Figure 9, and
Figure 10).
57
57
EPAD
Exposed Pad. The exposed pad is on the top of the package; it is connected to the most
negative potential, AGND.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com