ADAS1000-4BSTZ datasheet(68/80 Pages) AD

68 / 80 page

ADAS1000-3/ADAS1000-4

Data Sheet

Table 41. Pace Edge Threshold Register (PACEEDGETH) Address 0x0E, Reset Value = 0x0000001

REE

Default

Bit

Name

Function

R/W

[23:16]

PACE3EDGTH

Pace edge trigger threshold

0 = PACEAMPTH/2

1 = VREF/gain/216

N = N × VREF/gain/216

R/W

[15:8]

PACE2EDGTH

R/W

[7:0]

PACE1EDGTH

ADAS1000-4 model only, ADAS1000-3 model does not contain these features.

Table 42. Pace Level Threshold Register (PACELVLTH) Address 0x0F, Reset Value = 0x0000001

Default

Bit

Name

Function

R/W

[23:16]

PACE3LVLTH[7:0]

Pace level threshold; This is a signed value

−1 = 0xFF = −VREF/gain/216

0 = 0x00 = 0 V

+1 = 0x01 = +VREF/gain/216

N = N × VREF/gain/216

R/W

[15:8]

PACE2LVLTH[7:0]

R/W

[7:0]

PACE1LVLTH[7:0]

ADAS1000-4 model only, ADAS1000-3 model does not contain these features.

Table 43. Read Electrode/Lead Data Registers (Electrode/Lead) Address 0x11 to 0x13, Reset Value = 0x0000001

Default

Bit

Name

Function

[31:24]

Address [7:0]

0x11: LA or Lead I.

0x12: LL or Lead II.

0x13: RA or Lead III.

[23:0]

ECG data

Channel data value. Data left justified (MSB) irrespective of data rate.

The input stage can be configured into different modes (electrode, analog lead, or digital

lead). In electrode mode and analog lead mode, the digital result value is an unsigned

integer.

In digital lead/vector mode, the value is a signed twos complement integer format and has

a 2× range compared to electrode format because it can swing from +VREF to –VREF;

therefore, the LSB size is doubled.

Electrode mode and analog lead mode:

Minimum value (000…) = 0 V

Maximum value (1111….) = VREF/GAIN

LSB = (2 × VREF/GAIN)/(2N– 1)

ECG (voltage) = ECG Data × (2 × VREF/GAIN)/(2N– 1)

Digital lead mode:

Minimum value (1000…) = −(VREF/GAIN)

Maximum value (0111….) = +VREF/GAIN

LSB = (4 × VREF/GAIN)/(2N – 1)

ECG (voltage) = ECG Data × (4 × VREF/GAIN)/(2N – 1)

where N = number of data bits: 16 for 128 kHz data rate or 24 for 2 kHz/16 kHz data rate.

If using 128 kHz data rate in frame mode, only the upper 16 bits are sent. If using the 128 kHz data rate in regular read/write mode, all 32 bits are sent.

Rev. B | Page 68 of 80

ADAS1000-4BSTZ 数据表(PDF) 68 Page - Analog Devices

ADAS1000-4BSTZ 数据表(HTML) 68 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载

链接网址

ADAS1000-4BSTZ 数据表(PDF) 68 Page - Analog Devices

ADAS1000-4BSTZ 数据表(HTML) 68 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表 下载

链接网址

数据表下载