| 数据搜索系统,热门电子元器件搜索 |
|
EDB8164B4PR-1DITF-R 数据表(PDF) 107 Page - Micron Technology |
|
|
|||||||||||||||||||||||||||||
EDB8164B4PR-1DITF-R 数据表(HTML) 107 Page - Micron Technology |
|
107 / 152 page ![]() Table 67: Operating Temperature Range Parameter/Condition Symbol Min Max Unit Standard (WT) temperature range TCASE1 –30 +85 ˚C Industrial (IT) temperature range –40 +85 ˚C Automotive (AT) temperature range –40 +105 ˚C Notes: 1. Operating temperature is the case surface temperature at the center of the top side of the device. For measurement conditions, refer to the JESD51-2 standard. 2. Some applications require operation in the maximum case temperature range, between 85˚C and 105˚C. For some LPDDR2 devices, derating may be necessary to operate in this range (see the MR4 Device Temperature (MA[7:0] = 04h) table). 3. Either the device operating temperature or the temperature sensor can be used to set an appropriate refresh rate, determine the need for AC timing derating, and/or monitor the operating temperature (see Temperature Sensor). When using the temperature sen- sor, the actual device case temperature may be higher than the TCASE rating that applies for the operating temperature range. For example, TCASE could be above 85˚C when the temperature sensor indicates a temperature of less than 85˚C. AC and DC Logic Input Measurement Levels for Single-Ended Signals Table 68: Single-Ended AC and DC Input Levels for CA and CS_n Inputs Symbol Parameter LPDDR2-1066 to LPDDR2-466 LPDDR2-400 to LPDDR2-200 Unit Notes Min Max Min Max VIHCA(AC) AC input logic HIGH VREF + 0.220 Note 2 VREF + 0.300 Note 2 V 1, 2 VILCA(AC) AC input logic LOW Note 2 VREF - 0.220 Note 2 VREF - 0.300 V 1, 2 VIHCA(DC) DC input logic HIGH VREF + 0.130 VDD2 VREF + 0.200 VDD2 V1 VILCA(DC) DC input logic LOW VSS VREF - 0.130 VSS VREF - 0.200 V 1 VREFCA(DC) Reference voltage for CA and CS_n inputs 0.49 × VDD2 0.51 × VDD2 0.49 × VDD2 0.51 × VDD2 V 3, 4 Notes: 1. For CA and CS_n input-only pins. VREF = VREFCA(DC). 2. See Overshoot and Undershoot Definition. 3. The AC peak noise on VREFCA could prevent VREFCA from deviating more than ±1% VDD2 from VREFCA(DC) (for reference, approximately ±12mV). 4. For reference, approximately VDD2/2 ±12mV. Table 69: Single-Ended AC and DC Input Levels for CKE Symbol Parameter Min Max Unit Notes VIHCKE CKE input HIGH level 0.8 × VDD2 Note 1 V 1 VILCKE CKE input LOW level Note 1 0.2 × VDD2 V1 Note: 1. See Overshoot and Undershoot Definition. 216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM AC and DC Logic Input Measurement Levels for Single-Ended Signals 09005aef85eb530a 216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN 107 Micron Technology, Inc. reserves the right to change products or specifications without notice. © 2014 Micron Technology, Inc. All rights reserved. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |