| 数据搜索系统,热门电子元器件搜索 |
|
EDB8164B4PR-1DITF-R 数据表(PDF) 108 Page - Micron Technology |
|
|
|||||||||||||||||||||||||||||
EDB8164B4PR-1DITF-R 数据表(HTML) 108 Page - Micron Technology |
|
108 / 152 page ![]() Table 70: Single-Ended AC and DC Input Levels for DQ and DM Symbol Parameter LPDDR2-1066 to LPDDR2-466 LPDDR2-400 to LPDDR2-200 Unit Notes Min Max Min Max VIHDQ(AC) AC input logic HIGH VREF + 0.220 Note 2 VREF + 0.300 Note 2 V 1, 2 VILDQ(AC) AC input logic LOW Note 2 VREF - 0.220 Note 2 VREF - 0.300 V 1, 2 VIHDQ(DC) DC input logic HIGH VREF + 0.130 VDDQ VREF + 0.200 VDDQ V1 VILDQ(DC) DC input logic LOW VSS VREF - 0.130 VSS VREF - 0.200 V 1 VREFDQ(DC) Reference voltage for DQ and DM inputs 0.49 × VDDQ 0.51 × VDDQ 0.49 × VDDQ 0.51 × VDDQ V 3, 4 Notes: 1. For DQ input-only pins. VREF = VREFDQ(DC). 2. See Overshoot and Undershoot Definition. 3. The AC peak noise on VREFDQ could prevent VREFDQ from deviating more than ±1% VDDQ from VREFDQ(DC) (for reference, approximately ±12mV). 4. For reference, approximately. VDDQ/2 ±12mV. VREF Tolerances The DC tolerance limits and AC noise limits for the reference voltages VREFCA and VREFDQ are illustrated below. This figure shows a valid reference voltage VREF(t) as a function of time. VDD is used in place of VDD2 for VREFCA, and VDDQ for VREFDQ. VREF(DC) is the linear average of VREF(t) over a very long period of time (for example, 1 second) and is specified as a fraction of the linear average of VDDQ or VDD2, also over a very long period of time (for example, 1 second). This average must meet the MIN/MAX require- ments in the Single-Ended AC and DC Input Levels for CA and CS_n Inputs table. Addi- tionally, VREF(t) can temporarily deviate from VREF(DC) by no more than ±1% VDD. VREF(t) cannot track noise on VDDQ or VDD2 if doing so would force VREF outside these specifica- tions. Figure 69: VREF DC Tolerance and VREF AC Noise Limits V REF(DC) V REF(DC)max V DD/2 V DD V SS V REF(DC)min Time V REF(AC) noise V REF(t) 216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM AC and DC Logic Input Measurement Levels for Single-Ended Signals 09005aef85eb530a 216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN 108 Micron Technology, Inc. reserves the right to change products or specifications without notice. © 2014 Micron Technology, Inc. All rights reserved. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |