XIO2000 datasheet(39/150 Pages) TI

39 / 150 page

Feature/Protocol Descriptions

November 2005

SCPS097B

Table 3−10. 32-phase, WRR Arbiter Registers

PCI OFFSET

DESCRIPTION

Classic PCI configuration

General control

(see Section 4.65)

Bit 25 (STRICT_PRIORITY_EN) equal to 0b enables either hardware-fixed,

round-robin or 32-phase, WRR arbitration mode.

PCI Express VC extended

configuration register 15Ch

Port VC control

(see Section 5.19)

Bit 0 (LOAD_VC_TABLE) when written with a 1b transfers the VC arbitration table

configuration register values to the internal registers used by the VC arbiter.

Bits 3:1 (VC_ARB_SELECT) equal to 001b enables 32-phase, WRR arbitration

mode.

PCI Express VC extended

configuration register 15Eh

Port VC status

(see Section 5.20)

Bit 0 (VC_TABLE_STATUS) equal to 1b indicates that the VC arbitration table

configuration registers were updated but not loaded into the internal arbitration

table.

PCI Express VC extended

configuration registers 180h

to 18Ch

VC arbitration table

(see Section 5.27)

4-doubleword sized configuration registers that are the registered version of the

32-phase, WRR VC arbitration table. Each VC arbitration table entry is a 4-bit field.

3.5.4 128-Phase, WRR PCI Port Arbitration Timing

This section includes a timing diagram that illustrates the 128-phase, WRR time-based arbiter timing for the

bridge and three PCI bus devices. This timing diagram assumes aggressive mode since the transfer

associated with device #1 is stopped to start a device #0 transfer. The PCI bus cycle where device #1 is

stopped is indicated by the ‡ symbol. Device #1 then waits until its next port arbitration table cycle to finish

the transfer.

The signal waveforms associated with bridge REQ, bridge GNT, ISOC reference clock, and port arbitration

table entry are internal to the bridge. These internal bridge signals are included here to help clarify the

operation of the PCI port arbiter in 128-phase, WRR time-based arbitration mode. The remaining REQ, GNT,

and PCI bus signals are all external to the bridge.

XIO2000 数据表(PDF) 39 Page - Texas Instruments

XIO2000 数据表(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

XIO2000 数据表(PDF) 39 Page - Texas Instruments

XIO2000 数据表(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载