| 数据搜索系统,热门电子元器件搜索 |
|
XIO2000 数据表(PDF) 26 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
XIO2000 数据表(HTML) 26 Page - Texas Instruments |
|
26 / 150 page ![]() Introduction 14 November 2005 SCPS097B Table 2−10. Miscellaneous Terminals (Continued) SIGNAL BALL I/O TYPE CELL TYPE CLAMP RAIL EXTERNAL PARTS DESCRIPTION GRST N17 I LV CMOS VDD_33_ COMBIO − Global reset input. Asynchronously resets all logic in device, including sticky bits and power management state machines. Note: The GRST input buffer has both hysteresis and an internal active pullup. LOCK U04 I/O PCI Bus VCCP Pullup resistor per PCI spec This terminal functions as PCI LOCK when bit 12 (LOCK_EN) is set in the general control register (see Section 4.65). Note: In lock mode, an external pullup resistor is required to prevent the LOCK signal from floating. M66EN R01 I PCI Bus VCCP Pullup resistor per PCI spec 66-MHz mode enable 0 = Secondary PCI bus and clock outputs operate at 33 MHz 1 = Secondary PCI bus and clock outputs operate at 66 MHz Note: If the PCI bus clock is always 33 MHz, then this terminal is connected to VSS. SERIRQ T04 I/O PCI Bus VCCP Pullup or pulldown resistor Serial IRQ interface. This terminal functions as a serial IRQ interface if a pullup is detected when PERST is deasserted. If a pulldown is detected, then the serial IRQ interface is disabled. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |