XIO2000 datasheet(100/150 Pages) TI

100 / 150 page

PCI Express Extended Configuration Space

November 2005

SCPS097B

Table 5−1. PCI Express Extended Configuration Register Map (Continued)

OFFSET

VC arbitration table (phase 31 − phase 24)

18Ch

Reserved

190h – 1BCh

Port arbitration table for VC1 (phase 7 – phase 0)

1C0h

Port arbitration table for VC1 (phase 15 – phase 8)

1C4h

Port arbitration table for VC1 (phase 23 – phase 16)

1C8h

Port arbitration table for VC1 (phase 31 – phase 24)

1CCh

Port arbitration table for VC1 (phase 39 – phase 32)

1D0h

Port arbitration table for VC1 (phase 47 – phase 40)

1D4h

Port arbitration table for VC1 (phase 55 – phase 48)

1D8h

Port arbitration table for VC1 (phase 63 – phase 56)

1DCh

Port arbitration table for VC1 (phase 71 – phase 64)

1E0h

Port arbitration table for VC1 (phase 79 – phase 72)

1E4h

Port arbitration table for VC1 (phase 87 – phase 80)

1E8h

Port arbitration table for VC1 (phase 95 – phase 88)

1ECh

Port arbitration table for VC1 (phase 103 – phase 96)

1F0h

Port arbitration table for VC1 (phase 111 – phase 104)

1F4h

Port arbitration table for VC1 (phase 119 – phase 112)

1F8h

Port arbitration table for VC1 (phase 127 – phase 120)

1FCh

Reserved

200h – FFCh

5.1

Advanced Error Reporting Capability ID Register

This read-only register identifies the linked list item as the register for PCI Express advanced error reporting

capabilities. The register returns 0001h when read.

PCI Express extended register offset:

100h

Read-only

Default value:

0001h

BIT NUMBER

RESET STATE

5.2

Next Capability Offset/Capability Version Register

This read-only register identifies the next location in the PCI Express extended capabilities link list. If bit 12

(VC_CAP_EN) in the general control register (offset D4h, see Section 4.65) is 0b, then the upper 12 bits in

this register are 000h, indicating the end of the linked list. If VC_CAP_EN is 1b, then the upper 12 bits in this

significant bits identify the revision of the current capability block as 1h.

PCI Express extended register offset:

102h

Read-only

Default value:

XX01h

BIT NUMBER

RESET STATE

XIO2000 数据表(PDF) 100 Page - Texas Instruments

XIO2000 数据表(HTML) 100 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载