XIO2000 datasheet(41/150 Pages) TI

41 / 150 page

Feature/Protocol Descriptions

November 2005

SCPS097B

In addition, the bridge converts the destination ID device number to one of the AD[31:16] lines as the IDSEL

signal. The implemented IDSEL signal mapping is shown in Table 3−11.

Table 3−11. Type 0 Configuration Transaction IDSEL Mapping

DEVICE

NUMBER

AD[31:16]

00000

0000 0000 0000 0001

00001

0000 0000 0000 0010

00010

0000 0000 0000 0100

00011

0000 0000 0000 1000

00100

0000 0000 0001 0000

00101

0000 0000 0010 0000

00110

0000 0000 0100 0000

00111

0000 0000 1000 0000

01000

0000 0001 0000 0000

01001

0000 0010 0000 0000

01010

0000 0100 0000 0000

01011

0000 1000 0000 0000

01100

0001 0000 0000 0000

01101

0010 0000 0000 0000

01110

0100 0000 0000 0000

01111

1000 0000 0000 0000

1xxxx

0000 0000 0000 0000

Type 1 configuration registers transactions that target a downstream bus other then the secondary bus are

output on the PCI bus as type 1 PCI configuration transactions. Figure 3−7 shows the address phase of a type

1 configuration transaction on the PCI bus as defined by the PCI specification.

Reserved

Bus Number

Device Number

Function

Number

Figure 3−7. Type 1 Configuration Transaction Address Phase Encoding

3.7

PCI Interrupt Conversion to PCI Express Messages

The bridge converts interrupts from the PCI bus sideband interrupt signals to PCI Express interrupt messages.

PCI Express Assert_INTx messages are generated when one of the PCI bus INT[A:D] input terminals

transitions low. The requester ID portion of the Assert_INTx message uses the value stored in the primary bus

number register (see Section 4.11) as the bus number, 0 as the device number, and 0 as the function number.

The tag field for each Assert_INTx message is 00h. The lower two bits in the code field indicate the asserted

interrupt signal.

PCI Express Deassert_INTx messages are generated when one of the PCI bus INT[A:D] input terminals

transitions high. The requester ID portion of the Deassert_INTx message uses the value stored in the primary

bus number register as the bus number, 0 as the device number, and 0 as the function number. The Tag field

for each Deassert_INTx message is 00h. The lower two bits in the code field indicate the deasserted interrupt

signal.

Table 3−12, Figure 3−8, and Figure 3−9 illustrate the format for both the assert and deassert INTx messages.

XIO2000 数据表(PDF) 41 Page - Texas Instruments

XIO2000 数据表(HTML) 41 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载