| 数据搜索系统,热门电子元器件搜索 |
|
XIO2000 数据表(PDF) 40 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
XIO2000 数据表(HTML) 40 Page - Texas Instruments |
|
40 / 150 page ![]() Feature/Protocol Descriptions 28 November 2005 SCPS097B Bridge REQ REQ0 REQ1 REQ2 Bridge GNT GNT0 GNT1 GNT2 Isoc Ref Clock Port Arb Table PCI Bus 33 000 2 2 2 2 1 1 11 3 3 3 0 00 2 2 22 1 Bridge Device 1‡ Device 0 Device 2 Bridge Device 1 Figure 3−5. PCI Bus Timing 3.6 Configuration Register Translation PCI Express configuration register transactions received by the bridge are decoded based on the transaction’s destination ID. These configuration transactions can be broken into three subcategories: type 0 transactions, type 1 transactions that target the secondary bus, and type 1 transactions that target a downstream bus other than the secondary bus. PCI Express type 0 configuration register transactions always target the configuration space and are never passed on to the secondary interface. Type 1 configuration register transactions that target a device on the secondary bus are converted to type 0 configuration register transactions on the PCI bus. Figure 3−6 shows the address phase of a type 0 configuration transaction on the PCI bus as defined by the PCI specification. 31 16 15 11 10 8 7 2 1 0 IDSEL Reserved Function Number Register Number 0 0 Figure 3−6. Type 0 Configuration Transaction Address Phase Encoding |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |