XIO2000 datasheet(95/150 Pages) TI

95 / 150 page

Classic PCI Configuration Space

November 2005

SCPS097B

4.72 Serial IRQ Mode Control Register

This register controls the behavior of the serial IRQ controller. See Table 4−46 for a complete description of

the register contents.

PCI register offset:

E0h

Read-only, Read/Write

Default value:

00h

BIT NUMBER

RESET STATE

Table 4−46. Serial IRQ Mode Control Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

7:4

RSVD

Reserved. Returns 0h when read.

3:2†

START_WIDTH

Start frame pulse width. Sets the width of the start frame for a SERIRQ stream.

00 = 4 clocks (default)

01 = 6 clocks

10 = 8 clocks

11 = Reserved

1†

POLLMODE

Poll mode. This bit selects between continuous and quiet mode.

0 = Continuous mode (default)

1 = Quiet mode

0†

DRIVEMODE

Drive mode. This bit selects the behavior of the serial IRQ controller during the recovery cycle.

0 = Drive high (default)

1 = 3-state

† These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

XIO2000 数据表(PDF) 95 Page - Texas Instruments

XIO2000 数据表(HTML) 95 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载