数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

XIO2000 数据表(PDF) 25 Page - Texas Instruments

部件名 XIO2000
功能描述  XIO2000 PCI Express to PCI Bus Translation Bridge
PDF  150 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

XIO2000 数据表(HTML) 25 Page - Texas Instruments

Back Button XIO2000 Datasheet HTML 21Page - Texas Instruments XIO2000 Datasheet HTML 22Page - Texas Instruments XIO2000 Datasheet HTML 23Page - Texas Instruments XIO2000 Datasheet HTML 24Page - Texas Instruments XIO2000 Datasheet HTML 25Page - Texas Instruments XIO2000 Datasheet HTML 26Page - Texas Instruments XIO2000 Datasheet HTML 27Page - Texas Instruments XIO2000 Datasheet HTML 28Page - Texas Instruments XIO2000 Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 150 page
background image
Introduction
13
November 2005
SCPS097B
Table 2−10. Miscellaneous Terminals
SIGNAL
BALL
I/O
TYPE
CELL
TYPE
CLAMP
RAIL
EXTERNAL
PARTS
DESCRIPTION
CLKRUN_EN
B15
I
LV
CMOS
VDD_33
Optional
pullup
resistor
Clock run enable
0 = Clock run support disabled
1 = Clock run support enabled
Note: The CLKRUN_EN input buffer has an internal active pulldown.
EXT_ARB_EN
A15
I
LV
CMOS
VDD_33
Optional
pullup
resistor
External arbiter enable
0 = Internal arbiter enabled
1 = External arbiter enabled
Note: The EXT_ARB_EN input buffer has an internal active pulldown.
GPIO0 //
CLKRUN
T05
I/O
LV
CMOS
VDD_33
Optional
pullup
resistor
General-purpose I/O 0/clock run. This terminal functions as a GPIO
controlled by bit 0 (GPIO0_DIR) in the GPIO control register (see
Section 4.59) or the clock run terminal. This terminal is used as clock
run input when the bridge is placed in clock run mode.
Note: In clock run mode, an external pullup resistor is required to
prevent the CLKRUN signal from floating.
Note: This terminal has an internal active pullup resistor.
GPIO1 //
PWR_OVRD
U05
I/O
LV
CMOS
VDD_33
General-purpose I/O 1/power override. This terminal functions as a
GPIO controlled by bit 1 (GPIO1_DIR) in the GPIO control register
(see Section 4.59) or the power override output terminal. GPIO1
becomes PWR_OVRD when bits 22:20 (POWER_OVRD) in the
general control register are set to 001b or 011b (see Section 4.65).
Note: This terminal has an internal active pullup resistor.
GPIO2
T06
I/O
LV
CMOS
VDD_33
General-purpose I/O 2. This terminal functions as a GPIO controlled
by bit 2 (GPIO2_DIR) in the GPIO control register (see Section 4.59).
Note: When PERST is deasserted, this terminal must be a 1b to
enable the PCI Express 1.0a compatibility mode.
Note: This terminal has an internal active pullup resistor.
GPIO3
U06
I/O
LV
CMOS
VDD_33
General-purpose I/O 3. This terminal functions as a GPIO controlled
by bit 3 (GPIO3_DIR) in the GPIO control register (see Section 4.59).
Note: This terminal has an internal active pullup resistor.
GPIO4 // SCL
R07
I/O
LV
CMOS
VDD_33
Optional
pullup
resistor
GPIO4 or serial-bus clock. This terminal functions as serial-bus clock
if a pullup resistor is detected on SDA. If a pulldown resistor is
detected on SDA, this terminal functions as GPIO4.
Note: In serial-bus mode, an external pullup resistor is required to
prevent the SCL signal from floating.
Note: This terminal has an internal active pullup resistor.
GPIO5 // SDA
T07
I/O
LV
CMOS
VDD_33
Pullup or
Pulldown
resistor
GPIO5 or serial-bus data. This terminal functions as serial-bus data if
a pullup resistor is detected on SDA. If a pulldown resistor is detected
on SDA, this terminal functions as GPIO5.
Note: In serial-bus mode, an external pullup resistor is required to
prevent the SDA signal from floating.
GPIO6
U07
I/O
LV
CMOS
VDD_33
General-purpose I/O 6. This terminal functions as a GPIO controlled
by bit 6 (GPIO6_DIR) in the GPIO control register (see Section 4.59).
Note: This terminal has an internal active pullup resistor.
GPIO7
U08
I/O
LV
CMOS
VDD_33
General-purpose I/O 7. This terminal functions as a GPIO controlled
by bit 7 (GPIO7_DIR) in the GPIO control register (see Section 4.59).
Note: This terminal has an internal active pullup resistor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com