XIO2000 datasheet(74/150 Pages) TI

74 / 150 page

Classic PCI Configuration Space

November 2005

SCPS097B

4.49 Device Capabilities Register

The device capabilities register indicates the device specific capabilities of the bridge. See Table 4−25 for a

complete description of the register contents.

PCI register offset:

94h

Read-only

Default value:

0000 0D82

BIT NUMBER

RESET STATE

BIT NUMBER

RESET STATE

Table 4−25. Device Capabilities Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

31:28

RSVD

Reserved. Returns 0h when read.

27:26

CSPLS

Captured slot power limit scale. The value in this field is programmed by the host by issuing a

Set_Slot_Power_Limit message. When a Set_Slot_Power_Limit message is received, bits 9:8 are

written to this field. The value in this field specifies the scale used for the slot power limit.

00 = 1.0x

01 = 0.1x

10 = 0.01x

11 = 0.001x

25:18

CSPLV

Captured slot power limit value. The value in this field is programmed by the host by issuing a

Set_Slot_Power_Limit message. When a Set_Slot_Power_Limit message is received, bits 7:0 are

written to this field. The value in this field in combination with the slot power limit scale value

(bits 27:26) specifies the upper limit of power supplied to the slot. The power limit is calculated by

multiplying the value in this field by the value in the slot power limit scale field.

17:15

RSVD

Reserved. Returns 000b when read.

PIP

Power indicator present. This bit is hardwired to 0b indicating that a power indicator is not

implemented.

AIP

Attention indicator present. This bit is hardwired to 0b indicating that an attention indicator is not

implemented.

ABP

Attention button present. This bit is hardwired to 0b indicating that an attention button is not

implemented.

11:9

EP_L1_LAT

Endpoint L1 acceptable latency. This field indicates the maximum acceptable latency for a

transition from L1 to L0 state. This field can be programmed by writing to the L1_LATENCY field

(bits 15:13) in the general control register (offset D4h, see Section 4.65). The default value for this

field is 110b which indicates a range from 32

µs to 64 µs. This field cannot be programmed to be

less than the latency for the PHY to exit the L1 state.

8:6

EP_L0S_LAT

Endpoint L0s acceptable latency. This field indicates the maximum acceptable latency for a

transition from L0s to L0 state. This field can be programmed by writing to the L0s_LATENCY field

(bits 18:16) in the general control register (offset D4h, see Section 4.65). The default value for this

field is 110b which indicates a range from 2

µs to 4 µs. This field cannot be programmed to be less

than the latency for the PHY to exit the L0s state.

ETFS

Extended tag field supported. This field indicates the size of the tag field not supported.

4:3

PFS

Phantom functions supported. This field is read-only 00b indicating that function numbers are not

used for phantom functions.

2:0

MPSS

Maximum payload size supported. This field indicates the maximum payload size that the device

can support for TLPs. This field is encoded as 010b indicating the maximum payload size for a TLP

is 512 bytes.

XIO2000 数据表(PDF) 74 Page - Texas Instruments

XIO2000 数据表(HTML) 74 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

XIO2000 数据表(PDF) 74 Page - Texas Instruments

XIO2000 数据表(HTML) 74 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载