| 数据搜索系统,热门电子元器件搜索 |
|
CS5535 数据表(PDF) 335 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CS5535 数据表(HTML) 335 Page - National Semiconductor (TI) |
|
335 / 555 page ![]() Revision 0.8 335 www.national.com PIC Register Descriptions (Continued) 5.9.1.4 IRQ Mapper LPC Mask (PIC_IRQM_LPC) 5.9.1.5 IRQ Mapper Extended Interrupt Request Status Low (PIC_XIRR_STS_LOW) 15:0 PRIM[15:0]_MSK Primary Inputs [15:0] Mask. Bits [15:0] correspond to Primary Inputs [15:0], bit 2 is reserved (i.e., no IRQ2). 0: Mask the interrupt source. 1: Do not mask the interrupt source. For Primary Inputs [15:0] sources, see Table 4-12 on page 104. MSR Address 51400025h PIC I/O Offset 14h Type R/W Reset Value 00000000h PIC_IRQM_LPC Register Map 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 87654321 0 RSVD PIC_IRQM_LPC Bit Descriptions Bit Name Description 31:16 RSVD Reserved. Set to 0. 15:0 LPC[15:0]_EN LPC Inputs [15:0] Enable. Bits [15:0] correspond to LPC Inputs [15:0], bit 2 is don’t care (i.e., no IRQ2). 0: Disable interrupt source. 1: Enable interrupt source. For LPC Inputs [15:0] sources, see Table 4-12 on page 104. MSR Address 51400026h PIC I/O Offset 18h Type RO Reset Value xxxxxxxxh PIC_XIRR_STS_LOW Register Map 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 87654321 0 IG7_STS IG6_STS IG5_STS IG4_STS IG3_STS IG2_ STS RSVD IG1_STS RSVD IG0_ STS PIC_IRQM_PRIM Bit Descriptions Bit Name Description |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |