数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M58PR256LE 数据表(PDF) 56 Page - STMicroelectronics

部件名 M58PR256LE
功能描述  256-Mbit, 512-Mbit or 1-Gbit (횞 16, multiple bank, multilevel, burst) 1.8 V supply Flash memories
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M58PR256LE 数据表(HTML) 56 Page - STMicroelectronics

Back Button M58PR256LE Datasheet HTML 52Page - STMicroelectronics M58PR256LE Datasheet HTML 53Page - STMicroelectronics M58PR256LE Datasheet HTML 54Page - STMicroelectronics M58PR256LE Datasheet HTML 55Page - STMicroelectronics M58PR256LE Datasheet HTML 56Page - STMicroelectronics M58PR256LE Datasheet HTML 57Page - STMicroelectronics M58PR256LE Datasheet HTML 58Page - STMicroelectronics M58PR256LE Datasheet HTML 59Page - STMicroelectronics M58PR256LE Datasheet HTML 60Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 119 page
background image
Enhanced Configuration Register
M58PR256LE, M58PR512LE, M58PR001LE
56/119
8
Enhanced Configuration Register
The ECR (Enhanced Configuration Register)enables the deep power-down mode and
configures the output driver strength. It is set through the command interface using the Set
Enhanced Configuration Register command.
The contents of the ECR can be read by issuing the Read Electronic Signature command,
and then by reading from the bank base address + 06h.
The ECR is volatile: after a reset or a power-down/power-up sequence the register is set to
the default value. The Configuration Register bits are described in Table 18.
8.1
Deep power-down mode bit (ECR15)
The deep power-down mode bit, ECR15, enable the deep power-down mode.
The device can only enter the deep power-down mode from standby, by, in any order,
asserting the DPD pin and setting ECR15 to ‘1’.
When the device is in the deep power-down mode, de-asserting the DPD pin and/or
resetting ECR15 causes the device to revert to standby mode.
8.2
Deep power-down polarity bit (ECR14)
The deep power-down polarity bit sets the polarity of the DPD signal.
When:
ECR14 = 0, the DPD signal is active Low (default).
ECR14 = 1, the DPD signal is active High.
8.3
Output driver control bits (ECR2-ECR0)
The output driver control bits, ECR0, ECR1 and ECR2, selects the output driver impedance
best suited to the system requirements.
After reset or power-up the output driver control bits are set to the Enhanced Configuration
Register default value (ECR2-ECR0 = 100, that is 30
Ω (30 pF) (default)). Optimum
performance is only achieved if the output driver impedance is properly configured.
Once a configuration has been selected, all data and wait output drivers are set to the same
setting.
Table 18 lists the output driver impedances at VDDQ/2 and the loads that correspond for
each ECR2-ECR0 bit configuration.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com