M58PR256LE datasheet(34/119 Pages) STMICROELECTRONICS

34 / 119 page

Command interface

M58PR256LE, M58PR512LE, M58PR001LE

34/119

4.20

Program EFA Block command

The Program EFA Block command programs a single word to an EFA block.

Two bus write cycles are required to issue the Program EFA Block command.

●

The first bus cycle sets up the Program EFA Block command.

●

The second cycle latches the address and data to be programmed and starts the

Program/Erase Controller.

Once the programming has started, read operations in the bank being programmed output

the Status Register contents.

Issuing the Program EFA Block command to an address outside the EFA block address

range generates a Program Error in the Status Register (SR4=1).

A Read EFA Block command is required to return the bank to Read EFA mode. Refer to

Section 11 for detailed information about simultaneous operations allowed in the banks not

being programmed. Typical EFA Program times are given in Table 23: Program/erase times

and endurance cycles.

The program operation aborts if Reset, RP, is at VIL. As data integrity cannot be guaranteed

when a program EFA block operation is aborted, the word must be reprogrammed. See

Appendix C, Figure 20: Program and EFA block program flowchart and pseudocode for the

flowchart for using the Program EFA Block command.

4.21

Erase EFA Block command

The Erase EFA Block command erases an EFA block. It sets all the bits within the selected

block to '1', and all previous data in the block is lost. If the EFA block is protected, then the

erase operation aborts, the data in the EFA block is not changed, and the Status Register

outputs the error.

Two bus write cycles are required to issue the command.

●

The first bus cycle sets up the Erase EFA Block command.

●

The second latches the EFA block address and starts the Program/Erase Controller.

The first cycle brings the EFA plane to the foreground and latches the address of the EFA

block to be erased. Reading from the bank when the EFA plane is in the foreground returns

the Status Register.

Once the Erase operation has started, read operations in the bank being erased output the

Status Register contents.

If the Erase EFA Block Confirm command code is not issued in the second bus cycle, Status

remains in the Read Status Register mode.

Issuing the Erase EFA Block command outside the EFA block address range generates an

error in the Status Register (SR5=1).

The erase EFA block operation aborts if Reset, RP, is at VIL. As data integrity cannot be

guaranteed when the erase EFA block operation is aborted, the block must be erased again.

Refer to Section 11: Dual operations and multiple bank architecture section for detailed

information about simultaneous operations allowed with array and non-array blocks. Typical

erase times are provided in Table 23: Program/erase times and endurance cycles.

See Appendix C, Figure 23: Block erase and EFA block erase flowchart and pseudocode for

a suggested flowchart for using the Erase EFA Block command.

M58PR256LE 数据表(PDF) 34 Page - STMicroelectronics

M58PR256LE 数据表(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载