数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M58PR256LE 数据表(PDF) 18 Page - STMicroelectronics

部件名 M58PR256LE
功能描述  256-Mbit, 512-Mbit or 1-Gbit (횞 16, multiple bank, multilevel, burst) 1.8 V supply Flash memories
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M58PR256LE 数据表(HTML) 18 Page - STMicroelectronics

Back Button M58PR256LE Datasheet HTML 14Page - STMicroelectronics M58PR256LE Datasheet HTML 15Page - STMicroelectronics M58PR256LE Datasheet HTML 16Page - STMicroelectronics M58PR256LE Datasheet HTML 17Page - STMicroelectronics M58PR256LE Datasheet HTML 18Page - STMicroelectronics M58PR256LE Datasheet HTML 19Page - STMicroelectronics M58PR256LE Datasheet HTML 20Page - STMicroelectronics M58PR256LE Datasheet HTML 21Page - STMicroelectronics M58PR256LE Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 119 page
background image
Bus operations
M58PR256LE, M58PR512LE, M58PR001LE
18/119
3
Bus operations
There are seven standard bus operations that control the device. These are Bus Read, Bus
Write, Address Latch, Output Disable, Standby, Reset and deep power-down. See Table 6:
Bus operations, for a summary.
Typically glitches of less than 5 ns on Chip Enable or Write Enable are ignored by the
memory and do not affect bus write operations.
3.1
Bus Read
Bus Read operations are used to output the contents of the memory array, the Electronic
signature, the Status Register and the common Flash interface. Both Chip Enable and
Output Enable must be at VIL in order to perform a read operation. The Chip Enable input
should be used to enable the device. Output Enable should be used to gate data onto the
output. The data read depends on the previous command written to the memory (see
Section 4: Command interface). See figures 10, 11, 12 and 13, Read AC waveforms, and
tables 29 and 30, Read AC characteristics, for details of when the output becomes valid.
3.2
Bus Write
Bus Write operations write commands to the memory or latch input data to be programmed.
A Bus Write operation is initiated when Chip Enable and Write Enable are at VIL with Output
Enable at VIH. Commands, input data and addresses are latched on the rising edge of Write
Enable or Chip Enable, whichever occurs first. The addresses can also be latched prior to
the Write operation by toggling Latch Enable. In this case the Latch Enable should be tied to
VIH during the Bus Write operation.
See figures 15 and 16, Write AC waveforms, and tables 31 and 32, Write AC characteristics,
for details of the timing requirements.
3.3
Address Latch
Address Latch operations input valid addresses. Both Chip Enable and Latch Enable must
be at VIL during Address Latch operations. The addresses are latched on the rising edge of
Latch Enable.
3.4
Output Disable
The outputs are high impedance when the Output Enable is at VIH.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com