数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8360 数据表(PDF) 22 Page - Freescale Semiconductor, Inc

部件名 MPC8360
功能描述  PowerQUICC??II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8360 数据表(HTML) 22 Page - Freescale Semiconductor, Inc

Back Button MPC8360 Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 26Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 112 page
background image
MPC8360E/MPC8358E PowerQUICC™ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 2
22
Freescale Semiconductor
DDR and DDR2 SDRAM
6.2.2
DDR and DDR2 SDRAM Output AC Timing Specifications
Table 20 and Table 21 provide the output AC timing specifications and measurement conditions for the
DDR and DDR2 SDRAM interface.
AC input high voltage
VIH
MVREF + 0.31
—
V
Notes:
1. Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n + {0...7}] if
0
≤ n ≤ 7) or ECC (MECC[{0...7}] if n = 8).
Table 19. DDR and DDR2 SDRAM Input AC Timing Specifications Mode for GVDD(typ) = 2.5 V
At recommended operating conditions with GVDD of 2.5 V ± 5%.
Parameter
Symbol
Min
Max
Unit
Notes
MDQS—MDQ/MECC input skew per byte
333 MHz
266 MHz
200 MHz
tDISKEW
-750
-1125
-1250
750
1125
1250
ps
1, 2
Notes:
1. AC timing values are based on the DDR data rate, which is twice the DDR memory bus frequency.
2. Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n + {0...7}] if
0
≤ n ≤ 7) or ECC (MECC[{0...7}] if n = 8).
Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications for Source Synchronous Mode
At recommended operating conditions with GVDD of (1.8 V or 2.5 V) ± 5%.
Parameter 8
Symbol 1
Min
Max
Unit
Notes
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)
tMCK
610
ns
2
Skew between any MCK to ADDR/CMD
333 MHz
266 MHz
200 MHz
tAOSKEW
-1.0
-1.1
-1.2
0.2
0.3
0.4
ns
3
ADDR/CMD output setup with respect to MCK
333 MHz
266 MHz
200 MHz
tDDKHAS
2.1
2.8
3.5
—ns
4
ADDR/CMD output hold with respect to MCK
333 MHz
266 MHz - DDR1
266 MHz - DDR2
200 MHz
tDDKHAX
2.0
2.72.8
3.5
—ns
4
MCS(n) output setup with respect to MCK
333 MHz
266 MHz
200 MHz
tDDKHCS
2.1
2.8
3.5
—ns
4
Table 18. DDR SDRAM Input AC Timing Specifications Mode for GVDD(typ) = 2.5 V (continued)
At recommended operating conditions with GVDD of 2.5 V ± 5%.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com