数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8360 数据表(PDF) 19 Page - Freescale Semiconductor, Inc

部件名 MPC8360
功能描述  PowerQUICC??II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8360 数据表(HTML) 19 Page - Freescale Semiconductor, Inc

Back Button MPC8360 Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8360 Datasheet HTML 23Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 112 page
background image
MPC8360E/MPC8358E PowerQUICC™ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 2
Freescale Semiconductor
19
DDR and DDR2 SDRAM
6
DDR and DDR2 SDRAM
This section describes the DC and AC electrical specifications for the DDR and DDR2 SDRAM interface
of the MPC8360E/58E.
6.1
DDR and DDR2 SDRAM DC Electrical Characteristics
Table 13 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the
device when GVDD(typ) = 1.8 V.
RMII
50 (typ)
100
50
GMII/RGMII/TBI/RTBI
125 (typ)
1000
250
SPI (master/slave)
10 (max)
10
20
UCC through TDM
50 (max)
70
8
× F2
MCC
25 (max)
16.67
16
× F2, 4
UTOPIA L2
50 (max)
800
2
× F2
POS-PHY L2
50 (max)
800
2
× F2
HDLC Bus
10 (max)
10
20
HDLC/Transparent
50 (max)
50
8/3
× F2, 3
UART/Async HDLC
3.68 (max internal ref
clock)
115 (Kbps)
20
BISYNC
2 (max)
2
20
USB
48 (ref clock)
12
96
Note:
1. The QE needs to run at a frequency higher than or equal to what is listed in this table.
2. ‘F’ is the actual interface operating frequency.
3. The bit rate limit is independent of the data bus width (i.e. the same for serial, nibble, or octal
interfaces).
4. TDM in high-speed mode for serial data interface.
Table 13. DDR2 SDRAM DC Electrical Characteristics for GVDD(typ) = 1.8 V
Parameter/Condition
Symbol
Min
Max
Unit
Notes
I/O supply voltage
GVDD
1.71
1.89
V
1
I/O reference voltage
MVREF
0.49
× GVDD
0.51
× GVDD
V2
I/O termination voltage
VTT
MVREF – 0.04
MVREF + 0.04
V
3
Input high voltage
VIH
MVREF + 0.125
GVDD + 0.3
V
Input low voltage
VIL
–0.3
MVREF – 0.125
V
Table 12. QE Operating Frequency Limitations (continued)
Interface
Interface Operating
Frequency (MHz)
Max interface
Bit Rate (Mbps)
Min QE Operating
Frequency1 (MHz)
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com