| 数据搜索系统,热门电子元器件搜索 |
|
MPC8360 数据表(PDF) 63 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8360 数据表(HTML) 63 Page - Freescale Semiconductor, Inc |
|
63 / 112 page ![]() MPC8360E/MPC8358E PowerQUICC™ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 2 Freescale Semiconductor 63 HDLC, BISYNC, Transparent, and Synchronous UART Figure 45 provides the AC test load for the UTOPIA. Figure 45. UTOPIA AC Test Load Figure 46 and Figure 47 represent the AC timing from Table 56. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. Figure 46 shows the UTOPIA timing with external clock. Figure 46. UTOPIA AC Timing (External Clock) Diagram Figure 47 shows the UTOPIA timing with internal clock. Figure 47. UTOPIA AC Timing (Internal Clock) Diagram 19 HDLC, BISYNC, Transparent, and Synchronous UART This section describes the DC and AC electrical specifications for the high level data link control (HDLC), BiSync, transparent, and synchronous UART protocols of the MPC8360E/58E. Output Z0 = 50 Ω OVDD/2 RL = 50 Ω UtopiaCLK (input) tUEIXKH tUEIVKH tUEKHOV Input Signals: UTOPIA Output Signals: UTOPIA tUEKHOX UtopiaCLK (output) tUIIXKH tUIKHOV Input Signals: UTOPIA Output Signals: UTOPIA tUIIVKH tUIKHOX |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |