MPC8360 datasheet(90/112 Pages) FREESCALE

90 / 112 page

MPC8360E/MPC8358E PowerQUICC™ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 2

Freescale Semiconductor

Clocking

In addition, some of the internal units may be required to be shut off or operate at lower frequency than

the csb_clk frequency. Those units have a default clock ratio that can be configured by a memory mapped

frequency.

Table 69 provides the operating frequencies for the TBGA package under recommended operating

conditions (see Table 2). All frequency combinations shown in the table below may not be available.

Maximum operating frequencies depend on the part ordered, see Section 26.1, “Part Numbers Fully

Addressed by this Document” for part ordering details and contact your Freescale Sales Representative or

authorized distributor for more information.

Table 68. Configurable Clock Units

Unit

Default

Frequency

Options

Security Core

csb_clk/3

Off,

csb_clk 1, csb_clk/2,

csb_clk/3

with limitation, only for slow csb_clk rates, up to 166MHz

PCI and DMA complex

csb_clk

Off,

csb_clk

Table 69. Operating Frequencies for the TBGA Package

Characteristic 1

The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting

csb_clk, MCLK,

LCLK[0:2], and

core_clk frequencies do not exceed their respective maximum or minimum operating frequencies.

400 MHz

533 MHz

667 MHz 2

The 667 MHz core frequency is based on a 1.3 V VDD supply voltage.

Unit

e300 core frequency (

core_clk)

266–400

266–533

266–667

MHz

Coherent system bus frequency

(

csb_clk)

133–333

MHz

QUICC Engine frequency 3

(

ce_clk)

The 500 MHz QE frequency is based on a 1.3 V VDD supply voltage.

266–500

MHz

DDR and DDR2 memory bus frequency

(MCLK) 4

The DDR data rate is 2x the DDR memory bus frequency.

100–166.67

MHz

Local bus frequency

(LCLK

n) 5

The local bus frequency is 1/2, 1/4, or 1/8 of the

lb_clk frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the

csb_clk frequency (depending on RCWL[LBCM]).

16.67–133

MHz

PCI input frequency (CLKIN or PCI_CLK)

25–66.67

MHz

Security core maximum internal operating frequency

133

166

MHz

MPC8360 数据表(PDF) 90 Page - Freescale Semiconductor, Inc

MPC8360 数据表(HTML) 90 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载