| 数据搜索系统,热门电子元器件搜索 |
|
MPC8360 数据表(PDF) 49 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8360 数据表(HTML) 49 Page - Freescale Semiconductor, Inc |
|
49 / 112 page ![]() MPC8360E/MPC8358E PowerQUICC™ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 2 Freescale Semiconductor 49 JTAG Figure 28 provides the AC test load for TDO and the boundary-scan outputs of the device. Figure 28. AC Test Load for the JTAG Interface Figure 29 provides the JTAG clock input timing diagram. Figure 29. JTAG Clock Input Timing Diagram Figure 30 provides the TRST timing diagram. Figure 30. TRST Timing Diagram Figure 31 provides the boundary-scan timing diagram. Figure 31. Boundary-Scan Timing Diagram Output Z0 = 50 Ω OVDD/2 RL = 50 Ω JTAG tJTKHKL tJTGR External Clock VM VM VM tJTG tJTGF VM = Midpoint Voltage (OVDD/2) TRST VM = Midpoint Voltage (OVDD/2) VM VM tTRST VM = Midpoint Voltage (OVDD/2) VM VM tJTDVKH tJTDXKH Boundary Data Outputs Boundary Data Outputs JTAG External Clock Boundary Data Inputs Output Data Valid tJTKLDX tJTKLDZ tJTKLDV Input Data Valid Output Data Valid |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |