数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST92F120JR9T 数据表(PDF) 144 Page - STMicroelectronics

部件名 ST92F120JR9T
功能描述  8/16-BIT FLASH MCU FAMILY WITH RAM, EEPROM AND J1850 BLPD
PDF  320 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST92F120JR9T 数据表(HTML) 144 Page - STMicroelectronics

Back Button ST92F120JR9T Datasheet HTML 140Page - STMicroelectronics ST92F120JR9T Datasheet HTML 141Page - STMicroelectronics ST92F120JR9T Datasheet HTML 142Page - STMicroelectronics ST92F120JR9T Datasheet HTML 143Page - STMicroelectronics ST92F120JR9T Datasheet HTML 144Page - STMicroelectronics ST92F120JR9T Datasheet HTML 145Page - STMicroelectronics ST92F120JR9T Datasheet HTML 146Page - STMicroelectronics ST92F120JR9T Datasheet HTML 147Page - STMicroelectronics ST92F120JR9T Datasheet HTML 148Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 320 page
background image
144/320
EXTENDED FUNCTION TIMER (EFT)
EXTENDED FUNCTION TIMER (Cont’d)
10.3.3.3 Input Capture
In this section, the index,
i, may be 1 or 2.
The two input capture 16-bit registers (IC1R and
IC2R) are used to latch the value of the free run-
ning counter after a transition detected by the
ICAP
i pin (see figure 5).
IC
i Rregister is a read-only register.
The active transition is software programmable
through the IEDG
i bit of the Control Register (CRi).
Timing resolution is one count of the free running
counter: (INTCLK/CC[1:0]).
Procedure
To use the input capture function select the follow-
ing in the CR2 register:
– Select the timer clock (CC[1:0] (see Table 29).
– Select the edge of the active transition on the
ICAP2 pin with the IEDG2 bit.
And select the following in the CR1 register:
– Set the ICIE bit to generate an interrupt after an
input capture.
– Select the edge of the active transition on the
ICAP1 pin with the IEDG1 bit.
When an input capture occurs:
– ICF
i bit is set.
– The IC
iR register contains the value of the free
running counter on the active transition on the
ICAP
i pin (see Figure 78).
– A timer interrupt is generated if the ICIE bit is set
and the ICIS bit (or EFTIS bit if only global inter-
rupt is available) is set. Otherwise, the interrupt
remains pending until both conditions become
true.
Clearing the Input Capture interrupt request is
done by:
1. Reading the SR register while the ICF
i bit is set.
2. An access (read or write) to the IC
iLR register.
Note: After reading the IC
iHR register, transfer of
input capture data is inhibited until the IC
iLR regis-
ter is also read.
The IC
iR register always contains the free running
counter value which corresponds to the most re-
cent input capture.
MS Byte
LS Byte
IC
iRICiHR
IC
iLR
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com