ADE75 datasheet(108/148 Pages) AD

108 / 148 page

ADE75xx/ADE71xx

Preliminary Technical Data

Rev. PrE | Page 108 of 148

protections are similar to the sequence presented mentioned in

the Enabling Flash Protection by Code paragraph.except that

two emulator commands are necessary to replace one assembly

command. For example to write the protection value in

EADRH the two following commands need to be executed:

Command ‘I ‘ with Data = Value of protection byte 0x3FFF

Command ‘F’ with Data = 0xC7

Following this protocol, the protection can be written to the

Flash using the same sequence as mentioned in the Enabling

Flash Protection by Code paragraph. When the part is reset the

protection will be effective.

Notes on Flash Protection

The flash protection scheme is disabled by default so that none

of the pages of the flash are protected from reading or

writing/erasing.

The last page must be write/erase protected for the protection

scheme to work.

To activate the protection settings, the ADE75XX/ADE71XX

must be reset after configuring the protection.

After configuring protection on the last page and resetting the

part, protections that have been enabled can only be removed

by mass erasing the flash memory. The protection bits are read

and erase protected by enabling read and write/erase protection

the last page, but the protection bits are never truly write

protected. Protection bits can be programmed modified from a

1 to a 0, even after the last page has been protected. In this way,

more protection can be added but none can be removed.

The protection scheme is intended to protect the end system.

Protection should be disabled while developing and emulating

code.

Flash memory timing

Typical program and erase times for the flash memory are as

follows:

Command

Bytes Affected

Flash Memory Timing

WRITE BYTE

1 byte

30us

ERASE PAGE

512 bytes

20ms

ERASEALL

16 or 32kbytes

200ms

READ BYTE

1 bytes

100ns

ERASEPAGE and

WRITE BYTE

512 bytes

21ms

VERIFY BYTE

1 byte

100ns

Note that the core microcontroller operation is idled until the

requested flash memory operation is complete. In practice, this

means that even though the Flash operation is typically initiated

with a two-machine-cycle MOV instruction (to write to the

Flash Control SFR (ECON, 0xB9)), the next instruction is not

executed until the Flash/EE operation is complete. This means

that the core cannot respond to interrupt requests until the

Flash/EE operation is complete, although the core peripheral

functions such as counter/ timers continue to count as

configured throughout this period.

IN CIRCUIT PROGRAMMING

Serial Downloading

The ADE75XX/ADE71XX facilitates code download via the

standard UART serial port. The parts enter serial download

mode after a reset or a power cycle if the SDEN pin is pulled low

through an external 1 kΩ resistor. Once in serial download

mode, the hidden embedded download kernel executes. This

allows the user to download code to the full 16 or 32 kbytes of

Flash memory while the device is in circuit in its target

application hardware.

Protection configured in the last page of the

ADE75xx/ADE71xx affects whether flash memory can be

accessed in serial download mode. Read protected pages cannot

be read. Write/erase protected pages cannot be written or

erased. The configuration bits cannot be programmed in serial

download mode.

ADE75 数据表(PDF) 108 Page - Analog Devices

ADE75 数据表(HTML) 108 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载