ADE75 datasheet(139/148 Pages) AD

139 / 148 page

Preliminary Technical Data

ADE75xx/ADE71xx

Rev. PrE | Page 139 of 148

DUAL DATA POINTERS

The ADE75XX/ADE71XX incorporates two data pointers. The

second data pointer is a shadow data pointer and is selected via

the data pointer control SFR (DPCON). DPCON features

automatic hardware post-increment and post-decrement as well

as an automatic data pointer toggle.

Table 138. Data Pointer Control SFR SFR (DPCON, 0xA7)

Bit

Location

Bit

Mnemonic

Default

Value

Description

----

Not Implemented. Write Don’t Care.

DPT

Data Pointer Automatic Toggle Enable.

Cleared by the user to disable auto swapping of the DPTR.

Set in user software to enable automatic toggling of the DPTR after each MOVX or MOVC

instruction.

DP1m1,

DP1m0

Shadow Data Pointer Mode. These bits enable extra modes of the shadow data pointer

operation, allowing more compact and more efficient code size and execution.

DP1m1

DP1m0

Behavior of the Shadow Data Pointer

8052 behavior.

DPTR is post-incremented after a MOVX or a MOVC instruction.

DPTR is post-decremented after a MOVX or MOVC instruction.

5, 4

DPTR LSB is toggled after a MOVX or MOVC instruction. (This

instruction can be useful for moving 8-bit blocks to/from 16-bit

devices.)

DP0m1,

DP0m0

Main Data Pointer Mode. These bits enable extra modes of the main data pointer operation,

allowing more compact and more efficient code size and execution.

DP0m1

DP0m0

Behavior of the Main Data Pointer

8052 behavior.

DPTR is post-incremented after a MOVX or a MOVC instruction.

DPTR is post-decremented after a MOVX or MOVC instruction.

3, 2

DPTR LSB is toggled after a MOVX or MOVC instruction. (This

instruction is useful for moving 8-bit blocks to/from 16-bit devices.)

----

Not Implemented. Write Don’t Care.

DPSEL

Data Pointer Select.

Cleared by the user to select the main data pointer. This means that the contents of this 16-

bit register are placed into the DPL, and DPH SFRs.

Set by the user to select the shadow data pointer. This means that the contents of a separate

16-bit register appear in the DPL, and DPH SFRs.

Note the following:

•

The Dual Data Pointer section is the only place in which

main and shadow data pointers are distinguished.

ADE75 数据表(PDF) 139 Page - Analog Devices

ADE75 数据表(HTML) 139 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载