数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC5200B 数据表(PDF) 22 Page - Freescale Semiconductor, Inc

部件名 MPC5200B
功能描述  SDRAM / DDR Memory Controller
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 22 Page - Freescale Semiconductor, Inc

Back Button MPC5200B Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 26Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 72 page
background image
MPC5200B Data Sheet, Rev. 3
22
Freescale Semiconductor
Figure 9. PCI CLK Waveform
NOTES:
1. In general, all 66-MHz PCI components must work with any clock frequency up to 66 MHz. CLK requirements vary depending
upon whether the clock frequency is above 33 MHz.
2. Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met across the minimum
peak-to-peak portion of the clock waveform as shown in Figure 9.
3. The minimum clock period must not be violated for any single clock cycle, i.e., accounting for all system jitter.
NOTES:
1. See the timing measurement conditions in the PCI Local Bus Specification. It is important that all driven signal transitions drive
to their Voh or Vol level within one Tcyc.
Table 22. PCI CLK Specifications
Sym
Description
66 MHz
33 MHz
Units
Notes
SpecID
Min
Max
Min
Max
tcyc
PCI CLK Cycle Time
15
30
30
ns
(1),(3)
A6.1
thigh
PCI CLK High Time
6
11
ns
A6.2
tlow
PCI CLK Low Time
6
11
ns
A6.3
PCI CLK Slew Rate
1.5
4
1
4
V/ns
(2)
A6.4
PCI Clock Jitter
(peak to peak)
200
200
ps
Table 23. PCI Timing Parameters
Sym
Description
66 MHz
33 MHz
Units
Notes
SpecID
Min
Max
Min
Max
tval
CLK to Signal Valid Delay - bused
signals
262
11
ns
(1),(2),(3)
A6.5
tval(ptp) CLK to Signal Valid Delay - point
to point
262
12
ns
(1),(2),(3)
A6.6
ton
Float to Active Delay
2
2
ns
(1)
A6.7
toff
Active to Float Delay
14
28
ns
(1)
A6.8
tsu
Input Setup Time to CLK - bused
signals
37
ns
(3),(4)
A6.9
tsu(ptp)
Input Setup Time to CLK - point
to point
5
10,12
ns
(3),(4)
A6.10
th
Input Hold Time from CLK
0
0
ns
(4)
A6.11
tcyc
PCI CLK
tlow
thigh
0.4Vcc
0.4Vcc, p-to-p
0.3Vcc
0.5Vcc
0.6Vcc
0.2Vcc
(minimum)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com