数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC5200B 数据表(PDF) 46 Page - Freescale Semiconductor, Inc

部件名 MPC5200B
功能描述  SDRAM / DDR Memory Controller
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 46 Page - Freescale Semiconductor, Inc

Back Button MPC5200B Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 50Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 72 page
background image
MPC5200B Data Sheet, Rev. 3
46
Freescale Semiconductor
NOTE
Output timing is specified at a nominal 50 pF load.
Figure 36. Timing Diagram—I2C Input/Output
1.3.15
J1850
See the MPC5200B User Manual.
Table 41. I2C Output Timing Specifications—SCL and SDA
Sym
Description
Min
Max
Units
SpecID
1(1)
1 Programming IFDR with the maximum frequency (IFDR=0x20) results in the minimum output timings listed. The
I2C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual
position is affected by the prescale and division values programmed in IFDR.
Start condition hold time
6
IP-Bus Cycle(3)
A13.8
2(1)
Clock low time
10
IP-Bus Cycle(3)
A13.9
3(2)
2 Because SCL and SDA are open-drain-type outputs, which the processor can only actively drive low, the time SCL
or SDA takes to reach a high level depends on external signal capacitance and pull-up resistor values
SCL/SDA rise time
7.9
ns
A13.10
4(1)
Data hold time
7
IP-Bus Cycle(3) A13.11
5(1)
SCL/SDA fall time
7.9
ns
A13.12
6(1)
Clock high time
10
IP-Bus Cycle(3) A13.13
7(1)
Data setup time
2
IP-Bus Cycle(3) A13.14
8(1)
Start condition setup time (for repeated start condition
only)
20
IP-Bus Cycle(3) A13.15
9(1)
Stop condition setup time
10
IP-Bus Cycle(3)
3 Inter Peripheral Clock is defined in the MPC5200B User Manual.
A13.16
1
2
3
4
5
6
7
8
9
SCL
SDA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com