MPC5200B datasheet(56/72 Pages) FREESCALE

56 / 72 page

MPC5200B Data Sheet, Rev. 3

Freescale Semiconductor

1.3.18

IEEE 1149.1 (JTAG) AC Specifications

Figure 46. Timing Diagram—JTAG Clock Input

Figure 47. Timing Diagram—JTAG TRST

Table 51. JTAG Timing Specification

Sym

Characteristic

Min

Max

Unit

SpecID

—

TCK frequency of operation.

MHz

A17.1

TCK cycle time.

—

A17.2

TCK clock pulse width measured at 1.5V.

1.08

—

A17.3

TCK rise and fall times.

A17.4

4TRST setup time to tck falling edge(1).

1 TRST is an asynchronous signal. The setup time is for test purposes only.

—

A17.5

5TRST assert time.

—

A17.6

Input data setup time(2).

2 Non-test, other than TDI and TMS, signal input timing with respect to TCK.

—

A17.7

Input data hold time(2)

—

A17.8

TCK to output data valid(3).

3 Non-test, other than TDO, signal output timing with respect to TCK.

030

A17.9

TCK to output high impedance(3).

A17.10

TMS, TDI data setup time.

—

A17.11

TMS, TDI data hold time.

—

A17.12

TCK to TDO data valid.

A17.13

TCK to TDO high impedance.

A17.14

TCK

VM = Midpoint Voltage

Numbers shown reference Table 51.

TCK

TRST

Numbers shown reference Table 51.

MPC5200B 数据表(PDF) 56 Page - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 56 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载