数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC5200B 数据表(PDF) 12 Page - Freescale Semiconductor, Inc

部件名 MPC5200B
功能描述  SDRAM / DDR Memory Controller
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 12 Page - Freescale Semiconductor, Inc

Back Button MPC5200B Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 16Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 72 page
background image
MPC5200B Data Sheet, Rev. 3
12
Freescale Semiconductor
1.3
AC Electrical Characteristics
Hyperlinks to the indicated timing specification sections are provided below.
1.3.1
AC Test Timing Conditions:
Unless otherwise noted, all test conditions are as follows:
TA = -40 to 85 oC
Tj = -40 to 115 oC
VDD_CORE = 1.42 to 1.58 V
VDD_IO = 3.0 to 3.6 V
Table 11. e300 PLL Specifications
Characteristic
Sym
Notes
Min
Typical
Max
Unit
SpecID
e300 frequency
fcore
(1)
1 The XLB_CLK frequency and e300 PLL Configuration bits must be chosen such that the resulting system
frequencies, CPU (core) frequency, and e300 PLL (VCO) frequency do not exceed their respective maximum or
minimum operating frequencies in Table 12.
50
550
MHz
O4.1
e300 cycle time
tcore
(1)
2.85
40.0
ns
O4.2
e300 VCO frequency
fVCOcore
(1)
400
1200
MHz
O4.3
e300 input clock frequency
fXLB_CLK
25
367
MHz
O4.4
e300 input clock cycle time
tXLB_CLK
2.73
50.0
ns
O4.5
e300 input clock jitter
tjitter
(2)
2 This represents total input jitter - short term and long term combined - and is guaranteed by design. Two different
types of jitter can exist on the input to CORE_SYSCLK, systemic and true random jitter. True random jitter is rejected.
Systemic jitter is passed into and through the PLL to the internal clock circuitry.
150
ps
O4.6
e300 PLL relock time
tlock
(3)
3 Relock time is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required
for the PLL lock after a stable VDD and CORE_SYSCLK are reached during the power-on reset sequence. This
specification also applies when the PLL has been disabled and subsequently re-enabled during sleep modes.
100
μsO4.7
AC Operating Frequency Data
USB
Clock AC Specifications
SPI
•Resets
MSCAN
External Interrupts
I2C
SDRAM
J1850
•PCI
•PSC
Local Plus Bus
GPIOs and Timers
ATA
IEEE 1149.1 (JTAG) AC Specifications
Ethernet



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com