MPC5200B datasheet(38/72 Pages) FREESCALE

部件名	MPC5200B

功能描述	SDRAM / DDR Memory Controller

PDF	72 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

38 / 72 page

MPC5200B Data Sheet, Rev. 3

Freescale Semiconductor

Figure 26. Timing Diagram-ATA-ISOLATION

1.3.10

Ethernet

AC Test Timing Conditions:

•

Output Loading

All Outputs: 25 pF

Figure 27. Ethernet Timing Diagram—MII Rx Signal

Table 30. Timing Specification ata_isolation

Sym

Description

Min

Max

Units

SpecID

ata_isolation setup time

IP Bus cycles

A8.48

ata_isolation hold time

IP Bus cycles

A8.49

Table 31. MII Rx Signal Timing

Sym

Description

Min

Max

Unit

SpecID

RXD[3:0], RX_DV, RX_ER to RX_CLK setup

—

A9.1

RX_CLK to RXD[3:0], RX_DV, RX_ER hold

—

A9.2

RX_CLK pulse width high

35%

65%

RX_CLK Period(1)

1 RX_CLK shall have a frequency of 25% of data rate of the received signal. See the IEEE 802.3 Specification.

A9.3

RX_CLK pulse width low

35%

65%

RX_CLK Period(1)

A9.4

DIOR

ATA_ISOLATION

RX_CLK (Input)

RXD[3:0] (inputs)

RX_DV

RX_ER

MPC5200B 数据表(PDF) 38 Page - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 38 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载