MPC5200B datasheet(49/72 Pages) FREESCALE

49 / 72 page

MPC5200B Data Sheet, Rev. 3

Freescale Semiconductor

1.3.16.2

AC97 Mode

NOTE

Output timing is specified at a nominal 50 pF load.

Figure 39. Timing Diagram — AC97 Mode

1.3.16.3

IrDA Mode

NOTE

Output timing is specified at a nominal 50 pF load.

Table 44. Timing Specifications — AC97 Mode

Sym

Description

Min

Typ

Max

Units

SpecID

Bit Clock cycle time

—

81.4

—

A15.15

Clock pulse high time

—

40.7

—

A15.16

Clock pulse low time

—

40.7

—

A15.17

FrameSync valid after rising clock edge

—

13.0

A15.18

Output Data valid after rising clock edge

—

14.0

A15.19

Input Data setup time

1.0

—

A15.20

Input Data hold time

1.0

—

A15.21

Table 45. Timing Specifications — IrDA Transmit Line

Sym

Description

Min

Max

Units

SpecID

Pulse high time, defined in the IrDA protocol definition

0.125

10000

μs

A15.22

Pulse low time, defined in the IrDA protocol definition

0.125

10000

μs

A15.23

Transmitter rising time

—

7.9

A15.24

Transmitter falling time

—

7.9

A15.25

BitClk

(CLKPOL=0)

FrameSync

(SyncPol = 1)

Sdata_out

Output

Input

Output

Sdata_in

Input

MPC5200B 数据表(PDF) 49 Page - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 49 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载