MPC5200B datasheet(44/72 Pages) FREESCALE

部件名	MPC5200B

功能描述	SDRAM / DDR Memory Controller

PDF	72 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

44 / 72 page

MPC5200B Data Sheet, Rev. 3

Freescale Semiconductor

Figure 34. Timing Diagram — SPI Master Mode, Format 1 (CPHA = 1)

NOTE

Output timing is specified at a nominal 50 pF load.

Table 39. Timing Specifications — SPI Slave Mode, Format 1 (CPHA = 1)

Sym

Description

Min

Max

Units

SpecID

Cycle time

1024

IP-Bus Cycle(1)

1 Inter Peripheral Clock is defined in the MPC5200B User Manual.

A11.31

Clock high or low time

512

IP-Bus Cycle(1)

A11.32

Slave select to clock delay

15.0

—

A11.33

Output data valid

—

50.0

A11.34

Input Data setup time

50.0

—

A11.35

Input Data hold time

0.0

—

A11.36

Slave disable lag time

15.0

—

A11.37

Sequential Transfer delay

—

IP-Bus Cycle(1)

A11.38

SCK

(CLKPOL=0)

SCK

(CLKPOL=1)

MOSI

Output

MISO

Input

MPC5200B 数据表(PDF) 44 Page - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 44 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载

链接网址

MPC5200B 数据表(PDF) 44 Page - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 44 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表 下载

链接网址

数据表下载