MPC5200B datasheet(32/72 Pages) FREESCALE

32 / 72 page

MPC5200B Data Sheet, Rev. 3

Freescale Semiconductor

NOTES:

1 tUI, tMLI, tLI indicate sender-to-recipient or recipient-to-sender interlocks. That is, one agent (sender or recipient) is waiting for

the other agent to respond with a signal before proceeding.

•tUI is an unlimited interlock that has no maximum time value.

•tMLI is a limited time-out that has a defined minimum.

•tLI is a limited time-out that has a defined maximum.

2 All timing parameters are measured at the connector of the drive to which the parameter applies. For example, the sender shall

stop generating STROBE edges tRFS after negation of DMARDY. STROBE and DMARDY timing measurements are taken at

the connector of the sender. Even though the sender stops generating STROBE edges, the receiver may receive additional

STROBE edges due to propagation delays. All timing measurement switching points (low to high and high to low) are taken at

1.5 V.

t AZ

—

Maximum time allowed for output drivers to release

from being asserted or negated

A8.36

tZAH

—

Minimum delay time required for output drivers to

assert or negate from released state

A8.37

t ZAD

0—0—0—

A8.38

t ENV

Envelope time—from DMACK to STOP and

HDMARDY during data out burst initiation.

A8.39

t SR

—

STROBE to DMARDY time, if DMARDY is negated

before this long after STROBE edge, the recipient

receives no more than one additional data word.

A8.40

t RFS

—

Ready-to-Final STROBE time—no STROBE edges

are sent this long after negation of DMARDY.

A8.41

t RP

160

—

125

—

100

—

Ready-to-Pause time—the time recipient waits to

initiate pause after negating DMARDY.

A8.42

t IORDYZ

—

Pull-up time before allowing IORDY to be released.

A8.43

t ZIORDY

—

Minimum time drive waits before driving IORDY

A8.44

t ACK

—

Setup and hold times for DMACK, before assertion or

negation.

A8.45

t SS

—

Time from STROBE edge to negation of DMARQ or

assertion of STOP, when sender terminates a burst.

A8.46

Table 29. Ultra DMA Timing Specification (continued)

Sym

MODE 0

(ns)

MODE 1

(ns)

MODE 2

(ns)

Comment

SpecID

Min

Max

Min

Max

Min

Max

MPC5200B 数据表(PDF) 32 Page - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 32 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载

链接网址

MPC5200B 数据表(PDF) 32 Page - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 32 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表 下载

链接网址

数据表下载