MPC5200B datasheet(13/72 Pages) FREESCALE

13 / 72 page

MPC5200B Data Sheet, Rev. 3

Freescale Semiconductor

•

Input conditions:

All Inputs: tr, tf <= 1 ns

•

Output Loading:

All Outputs: 50 pF

1.3.2

AC Operating Frequency Data

Table 12 provides the operating frequency information for the MPC5200B.

1.3.3

Clock AC Specifications

Figure 2. Timing Diagram—SYS_XTAL_IN

Table 12. Clock Frequencies

Min

Max

Units

SpecID

e300 Processor Core

—

400

MHz

A1.1

SDRAM Clock

—

133

MHz

A1.2

XL Bus Clock

—

133

MHz

A1.3

IP Bus Clock

—

133

MHz

A1.4

PCI / Local Plus Bus Clock

—

MHz

A1.5

PLL Input Range

15.6

MHz

A1.6

Table 13. SYS_XTAL_IN Timing

Sym

Description

Min

Max

Units

SpecID

tCYCLE

SYS_XTAL_IN cycle time.(1)

1 CAUTION—The SYS_XTAL_IN frequency and system PLL_CFG[0-6] settings must be chosen such that the resulting

system frequencies do not exceed their respective maximum or minimum operating frequencies. See the MPC5200B

User Manual.

28.6

64.1

A2.1

tRISE

SYS_XTAL_IN rise time.

—

5.0

A2.2

tFALL

SYS_XTAL_IN fall time.

—

5.0

A2.3

tDUTY

SYS_XTAL_IN duty cycle (measured at VM).

(2)

2 SYS_XTAL_IN duty cycle is measured at V

40.0

60.0

A2.4

CVIH

SYS_XTAL_IN input voltage high

2.0

—

A2.5

CVIL

SYS_XTAL_IN input voltage low

—

0.8

A2.6

tFALL

tRISE

tCYCLE

SYSCLK

tDUTY

CVIH

CVIL

MPC5200B 数据表(PDF) 13 Page - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载