数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC5200B 数据表(PDF) 28 Page - Freescale Semiconductor, Inc

部件名 MPC5200B
功能描述  SDRAM / DDR Memory Controller
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 28 Page - Freescale Semiconductor, Inc

Back Button MPC5200B Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 32Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 72 page
background image
MPC5200B Data Sheet, Rev. 3
28
Freescale Semiconductor
Figure 13. Timing Diagram—MUXed Mode
1.3.9
ATA
The MPC5200B ATA Controller is completely software programmable. It can be programmed to operate with ATA protocols
using their respective timing, as described in the ANSI ATA-4 specification. The ATA interface is completely asynchronous in
nature. Signal relationships are based on specific fixed timing in terms of timing units (nanoseconds).
ATA data setup and hold times, with respect to Read/Write strobes, are software programmable inside the ATA Controller. Data
setup and hold times are implemented using counters. The counters count the number of ATA clock cycles needed to meet the
ANSI ATA-4 timing specifications. For details, see the ANSI ATA-4 specification and how to program an ATA Controller and
ATA drive for different ATA protocols and their respective timing. See the MPC5200B User Manual.
The MPC5200B ATA Host Controller design makes data available coincidentally with the active edge of the WRITE strobe in
PIO and Multiword DMA modes.
Write data is latched by the drive at the inactive edge of the WRITE strobe. This gives ample setup-time beyond that
required by the ATA-4 specification.
Data is held unchanged until the next active edge of the WRITE strobe. This gives ample hold-time beyond that
required by the ATA-4 specification.
PCI CLK
AD[24:0] (wr)
CSx
R/W
ALE
AD[30:28] (wr)
AD[26:25] (wr)
AD[31,27] (wr)
Address[7:31]
Bank[0:1] bits
TSIZ[0:2] bits
ACK
Data
Data tenure
Address tenure
TS
Data
Data
Data
AD[31:0] (rd)
Data
t4
t13
t5
t1
Address latch
t7
t6
t11
t9
t12
t10
t8
t2
t3
OE
t14
t15
t16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com