数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC5200B 数据表(PDF) 64 Page - Freescale Semiconductor, Inc

部件名 MPC5200B
功能描述  SDRAM / DDR Memory Controller
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC5200B 数据表(HTML) 64 Page - Freescale Semiconductor, Inc

Back Button MPC5200B Datasheet HTML 60Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 62Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 63Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC5200B Datasheet HTML 68Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 72 page
background image
MPC5200B Data Sheet, Rev. 3
64
Freescale Semiconductor
3
System Design Information
3.1
Power Up/Down Sequencing
Figure 51 shows situations in sequencing the I/O VDD (VDD_IO), Memory VDD (VDD_IO_MEM), PLL VDD
(PLL_AVDD), and Core VDD (VDD_CORE).
Figure 51. Supply Voltage Sequencing
VDD_MEM_IO
-
VDD_CORE
-
VSS_IO/CORE
-
SYS_PLL_AVDD
-
CORE_PLL_AVDD
-
1 All “open drain” outputs of the MPC5200B are actually regular three-state output drivers with the output data tied low
and the output enable controlled. Thus, unlike a true open drain, there is a current path from the external system to
the MPC5200B I/O power rail if the external signal is driven above the MPC5200B I/O power rail voltage.
Table 52. MPC5200B Pinout Listing (continued)
Name
Alias
Type
Power Supply
Output Driver
Type
Input
Type
Pull-up/
down
1.5V
2.5V
3.3V
0
VDD_IO,
VDD_IO_MEM (SDR)
VDD_IO_MEM (DDR)
VDD_CORE,
PLL_AVDD
Note: VDD_CORE should not exceed VDD_IO, VDD_IO_MEM or PLL_AVDD by more than 0.4 V at any time, including
power-up.
Note: It is recommended that VDD_CORE/PLL_AVDD should track VDD_IO/VDD_IO_MEM up to 0.9 V then separate
for completion of ramps.
Note: Input voltage must not be greater than the supply voltage (VDD_IO) VDD_IO_MEM, VDD_CORE, or PLL_AVDD)
by more than 0.5 V at any time, including during power-up.
Note: Use 1 microsecond or slower rise time for all supplies.
1
2
Time



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com