| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2218 数据表(PDF) 206 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2218 数据表(HTML) 206 Page - Renesas Technology Corp |
|
206 / 750 page ![]() Section 7 DMA Controller (DMAC) Rev.6.00 Jun. 03, 2008 Page 158 of 698 REJ09B0074-0600 A block diagram of the DMAC is shown in figure 7.1. Internal address bus Addres buffer Processor Internal interrupts TGI0A TGI1A TGI2A TXI0 RXI0 ADI USB request signals DREQ0 DREQ1 Interrupt signals DEND0A DEND0B DEND1A DEND1B Control logic DMACR1B DMACR1A DMACR0B DMACR0A DMATCR DMABCR Data buffer Internal address bus MAR0A IOAR0A ETCR0A MAR0B IOAR0B ETCR0B MAR1A IOAR1A ETCR1A MAR1B IOAR1B ETCR1B Legend: DMATCR: DMABCR: DMACR: MAR: IOAR: ETCR: DMA terminal control register* DMA band control register (for all channels) DMA control register Memory address register I/O address register Executive transfer counter register Note: * Reserved register Figure 7.1 Block Diagram of DMAC |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |