H8SSLASH2225 datasheet(372/1071 Pages) RENESAS

372 / 1071 page

Section 9 Data Transfer Controller (DTC)

Rev. 5.00 Aug 08, 2006 page 286 of 982

REJ09B0054-0500

9.2.5

DTC Transfer Count Register A (CRA)

CRA is a 16-bit register that designates the number of times data is to be transferred by the DTC.

In normal mode, the entire CRA functions as a 16-bit transfer counter (1 to 65,536). It is

decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.

In repeat mode or block transfer mode, the CRA is divided into two parts; the upper 8 bits

(CRAH) and the lower 8 bits (CRAL). CRAH holds the number of transfers while CRAL

functions as an 8-bit transfer counter (1 to 256). CRAL is decremented by 1 every time data is

transferred, and the contents of CRAH are sent when the count reaches H'00.

9.2.6

DTC Transfer Count Register B (CRB)

CRB is a 16-bit register that designates the number of times data is to be transferred by the DTC in

block transfer mode. It functions as a 16-bit transfer counter (1 to 65,536) that is decremented by 1

every time data is transferred, and transfer ends when the count reaches H'0000.

9.2.7

DTC Enable Registers A to G, and I (DTCERA to DTCERG, and DTCERI)

DTCER is a set of registers to specify the DTC activation interrupt source, and comprised of eight

registers; DTCERA to DTCERG, and DTCERI. The correspondence between interrupt sources

and DTCE bits, and vector numbers generated by the interrupt controller are shown in table 9.2.

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR for reading and

writing. When multiple activation sources are to be set at one time, only at the initial setting,

writing data is enabled after executing a dummy read on the relevant register with all the interrupts

being masked.

H8S/2225 数据表(PDF) 372 Page - Renesas Technology Corp