数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3003 数据表(PDF) 162 Page - Renesas Technology Corp

部件名 H8/3003
功能描述  microcontroller (MCU)
PDF  715 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3003 数据表(HTML) 162 Page - Renesas Technology Corp

Back Button H8/3003 Datasheet HTML 158Page - Renesas Technology Corp H8/3003 Datasheet HTML 159Page - Renesas Technology Corp H8/3003 Datasheet HTML 160Page - Renesas Technology Corp H8/3003 Datasheet HTML 161Page - Renesas Technology Corp H8/3003 Datasheet HTML 162Page - Renesas Technology Corp H8/3003 Datasheet HTML 163Page - Renesas Technology Corp H8/3003 Datasheet HTML 164Page - Renesas Technology Corp H8/3003 Datasheet HTML 165Page - Renesas Technology Corp H8/3003 Datasheet HTML 166Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 162 / 715 page
background image
7.3 Operation
7.3.1 Area Division
One of three functions can be selected for the H8/3003 refresh controller: interfacing to DRAM
connected to area 3, interfacing to pseudo-static RAM connected to area 3, or interval timing.
Table 7-3 summarizes the register settings when these three functions are used.
Table 7-3 Refresh Controller Settings
Usage
Register Settings
DRAM Interface
PSRAM Interface
Interval Timer
RFSHCR
SRFMD
Selects self-refresh mode
Cleared to 0
PSRAME
Cleared to 0
Set to 1
Cleared to 0
DRAME
Set to 1
Cleared to 0
Cleared to 0
CAS/WE
Selects 2
CAS or
2
WE mode
M9/
M8
Selects column
addressing mode
RFSHE
Selects
RFSH signal output
Cleared to 0
RCYCE
Selects insertion of refresh cycles
RTCOR
Refresh interval setting
Interrupt interval setting
RTMCSR
CKS2 to CKS0
CMF
Set to 1 when RTCNT = RTCOR
CMIE
Cleared to 0
Enables or disables
interrupt requests
P8DDR
P81DDR
Set to 1 (CS3 output)
Set to 0 or 1
ABWCR
ABW3
Cleared to 0
DRAM Interface: To set up area 3 for connection to 16-bit-wide DRAM, initialize RTCOR,
RTMCSR, and RFSHCR in that order, clearing bit PSRAME to 0 and setting bit DRAME to 1.
Set bit P81DDR to 1 in the port 8 data direction register (P8DDR) to enable CS3 output. In
ABWCR, make area 3 a 16-bit-access area.
Pseudo-Static RAM Interface: To set up area 3 for connection to pseudo-static RAM, initialize
RTCOR, RTMCSR, and RFSHCR in that order, setting bit PSRAME to 1 and clearing bit
DRAME to 0. Set bit P81DDR to 1 in P8DDR to enable CS3 output.
144



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com