910GL datasheet(188/426 Pages) INTEL

188 / 426 page

Integrated Graphics Device Registers (D2:F0)

(Intel® 82915G/82915GV/82915GL/ 82910GL GMCH Only)

188

Datasheet

9.1.27

MSAC—Multi Size Aperture Control (D2:F0)

PCI Device:

Address Offset:

62h

Default Value:

00h

Access:

R/W

Size:

8 bits

This register determines the size of the graphics memory aperture in function 0 and in the trusted

space. By default, the aperture size is 256 MB (bit 27 read only). If bit 1 is set to a 1, then the

aperture size is limited to 128 MB. Only the system BIOS will write this register based on pre-

boot address allocation efforts, but the graphics may read this register to determine the correct

aperture size. System BIOS needs to save this value on boot so that it can reset it correctly during

S3 resume.

Bit

Access &

Default

Description

7:4

R/W

Scratch Bits Only. These bits have no physical effect on hardware.

3:2

Reserved

R/W

256-MB Aperture Disable

0 = Bit 27 of GMADR and the equivalent trusted memory aperture is read-only,

allowing 256 MB of address space to be mapped.

1 = Bit 27 of GMADR and the equivalent trusted memory aperture is read-write,

limiting the address space to 128 MB.

Reserved

9.1.28

PMCAPID—Power Management Capabilities ID (D2:F0)

PCI Device:

Address Offset:

D0h

Default Value:

0001h

Access:

Size:

16 bits

Bit

Access &

Default

Description

15:8

00h

NEXT_PTR: This field contains a pointer to next item in capabilities list. This is

the final capability in the list and must be set to 00h.

7:0

01h

CAP_ID: SIG defines this ID is 01h for power management.

910GL 数据表(PDF) 188 Page - Intel Corporation

910GL 数据表(HTML) 188 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载