| 数据搜索系统,热门电子元器件搜索 |
|
910GL 数据表(PDF) 185 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL 数据表(HTML) 185 Page - Intel Corporation |
|
185 / 426 page ![]() Integrated Graphics Device Registers (D2:F0) (Intel® 82915G/82915GV/82915GL/ 82910GL GMCH Only) R Datasheet 185 9.1.17 CAPPOINT—Capabilities Pointer (D2:F0) PCI Device: 2 Address Offset: 34h Default Value: D0h Access: RO Size: 8 bits Bit Access & Default Description 7:0 RO D0h Capabilities Pointer Value: This field contains an offset into the function’s PCI configuration space for the first item in the New Capabilities Linked List; the Power Management Capabilities ID registers at address D0h. 9.1.18 INTRLINE—Interrupt Line (D2:F0) PCI Device: 2 Address Offset: 3Ch Default Value: 00h Access: R/W Size: 8 bits Bit Access & Default Description 7:0 R/W 00h Interrupt Connection: This field is used to communicate interrupt line routing information. POST software writes the routing information into this register as it initializes and configures the system. The value in this register indicates which input of the system interrupt controller that the device’s interrupt pin is connected to. 9.1.19 INTRPIN—Interrupt Pin (D2:F0) PCI Device: 2 Address Offset: 3Dh Default Value: 01h Access: RO Size: 8 bits Bit Access & Default Description 7:0 RO 01h Interrupt Pin: As a device that only has interrupts associated with a single function, the IGD specifies INTA# as its interrupt pin. 01h = INTA#. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |