| 数据搜索系统,热门电子元器件搜索 |
|
910GL 数据表(PDF) 183 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL 数据表(HTML) 183 Page - Intel Corporation |
|
183 / 426 page ![]() Integrated Graphics Device Registers (D2:F0) (Intel® 82915G/82915GV/82915GL/ 82910GL GMCH Only) R Datasheet 183 9.1.13 GTTADR—Graphics Translation Table Range Address (D2:F0) PCI Device: 2 Address Offset: 1Ch Default Value: 00000000h Access: RO, R/W Size: 32 bits This register requests allocation for Graphics Translation Table Range. The allocation is for 256 KB and the base address is defined by bits [31:18]. Bit Access & Default Description 31:18 R/W 0000h Memory Base Address: Set by the OS, these bits correspond to address signals [31:18]. 17:4 RO 0000h Address Mask: Hardwired to 0s to indicate 256-KB address range. 3 RO 0b Prefetchable Memory: Hardwired to 0 to prevent prefetching. 2:1 RO 00b Memory Type: Hardwired to 0s to indicate 32-bit address. 0 RO 0b Memory/IO Space: Hardwired to 0 to indicate memory space. 9.1.14 SVID2—Subsystem Vendor Identification (D2:F0) PCI Device: 2 Address Offset: 2Ch Default Value: 0000h Access: R/WO Size: 16 bits Bit Access & Default Description 15:0 R/WO 0000h Subsystem Vendor ID. This value is used to identify the vendor of the subsystem. This register should be programmed by BIOS during boot-up. Once written, this register becomes Read-Only. This register can only be cleared by a Reset. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |