数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CYWUSB6953 数据表(PDF) 36 Page - Cypress Semiconductor

部件名 CYWUSB6953
功能描述  Programmable Radio on Chip Low Power
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CYWUSB6953 数据表(HTML) 36 Page - Cypress Semiconductor

Back Button CYWUSB6953_10 Datasheet HTML 32Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 33Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 34Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 35Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 36Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 37Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 38Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 39Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 40Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 68 page
background image
CYRF69103
Document #: 001-07611 Rev *F
Page 36 of 68
18.1 POR Compare State
18.2 ECO Trim Register
Table 18-2. Voltage Monitor Comparators Register (VLTCMP) [0x1E4] [R]
Bit #
7
6
5
4
3
2
1
0
Field
Reserved
LVD
PPOR
Read/Write
––
R
R
Default
0
0
0
0
00
0
0
This read-only register allows reading the current state of the Low voltage Detection and Precision-Power-On-Reset
comparators:
Bits 7:2
Reserved
Bit 1
LVD
This bit is set to indicate that the low voltage detect comparator has tripped, indicating that the supply voltage has
gone below the trip point set by VM[2:0] (see Table 18-1 on page 35).
0 = No low voltage detect event
1 = A low voltage detect has tripped
Bit 0
PPOR
This bit is set to indicate that the precision-power-on-reset comparator has tripped, indicating that the supply
voltage is below the trip point set by PORLEV[1:0]:
0 = No precision-power-on-reset event
1 = A precision-power-on-reset event has tripped
Note This register can only be accessed in the second bank of I/O space. This requires setting the XIO bit in the CPU flags
register
Table 18-3. ECO (ECO_TR) [0x1EB] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
Sleep Duty Cycle [1:0]
Reserved
Read/Write
R/W
R/W
Default
0
0
0
0
00
0
0
This register controls the ratios (in numbers of 32 kHz clock periods) of ‘on’ time versus ‘off’ time for LVD and POR detection
circuit.
Bits 7:6
Sleep Duty Cycle [1:0]
0 0 = 1/128 periods of the Internal 32 kHz Low-speed Oscillator
0 1 = 1/512 periods of the Internal 32 kHz Low-speed Oscillator
1 0 = 1/32 periods of the Internal 32 kHz Low-speed Oscillator
1 1 = 1/8 periods of the Internal 32 kHz Low speed Oscillator
Note This register can only be accessed in the second bank of I/O space. This requires setting the XIO bit in the CPU flags
register
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com