数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CYWUSB6953 数据表(PDF) 5 Page - Cypress Semiconductor

部件名 CYWUSB6953
功能描述  Programmable Radio on Chip Low Power
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CYWUSB6953 数据表(HTML) 5 Page - Cypress Semiconductor

  CYWUSB6953_10 Datasheet HTML 1Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 2Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 3Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 4Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 5Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 6Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 7Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 8Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 68 page
background image
CYRF69103
Document #: 001-07611 Rev *F
Page 5 of 68
6.6 SDR Mode
Table 6-2. SDR Mode
Register
Value
Description
TX_CFG_ADR
0X3E
64 chip PN code, SDR mode, PA = 6
RX_CFG_ADR
0X4B
AGC is enabled. LNA and attenuator are disabled. Fast turnaround is disabled,
the device uses high side receive injection and Hi-Lo is disabled. Overwrite to
receive buffer is enabled and RX buffer is configured to receive eight bytes
maximum. Enables RXOW to allow new packets to be loaded into the receive
buffer. This also enables the VALID bit which is used by the first generation
radio’s error correction firmware.
XACT_CFG_ADR
0X05
AutoACK is disabled. Forcing end state is disabled. The device is configured to
transition to Idle mode after Receive or Transmit. ACK timeout is set to 128 µs.
FRAMING_CFG_ADR
0X00
All SOP and framing features are disabled. Disable LEN_EN=0 if EOP is
needed.
TX_OVERRIDE_ADR
0X04
Disable Transmit CRC-16.
RX_OVERRIDE_ADR
0X14
The receiver rejects packets with a zero seed. The RX CRC-16 checker is
disabled and the receiver accepts bad packets that do not match the seed in
the CRC_seed registers. This helps in communication with the first generation
radio that does not have CRC capabilities.
ANALOG_CTRL_ADR
0X01
Set ALL SLOW. When set, the synthesizer settle time for all channels is the
same as the slow channels in the first generation radio, for manual ACK
consistency
DATA64_THOLD_ADR
0X07
Sets the number of allowed corrupted bits to 7 which is close to the recom-
mended 12% value.
EOP_CTRL_ADR
0xA1
Sets the number of consecutive symbols for non-correlation to detect end of
packet.
PREAMBLE_ADR
0xAAAA09
AAAA are the two preamble bytes. Any other byte can also be written into the
preamble register file. Recommended counts of the preamble bytes to be sent
must be >8.
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com