数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CYWUSB6953 数据表(PDF) 53 Page - Cypress Semiconductor

部件名 CYWUSB6953
功能描述  Programmable Radio on Chip Low Power
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CYWUSB6953 数据表(HTML) 53 Page - Cypress Semiconductor

Back Button CYWUSB6953_10 Datasheet HTML 49Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 50Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 51Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 52Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 53Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 54Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 55Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 56Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 57Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 68 page
background image
CYRF69103
Document #: 001-07611 Rev *F
Page 53 of 68
Table 21-5. Interrupt Mask 3 (INT_MSK3) [0xDE] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
ENSWINT
Reserved
Read/Write
R
Default
0
0
0
0
00
0
0
Bit 7
Enable Software Interrupt (ENSWINT)
0 = Disable. Writing 0's to an INT_CLRx register, when ENSWINT is cleared, cause the corresponding interrupt to
clear
1 = Enable. Writing 1's to an INT_CLRx register, when ENSWINT is set, cause the corresponding interrupt to post
Bits 6:0
Reserved
Table 21-6. Interrupt Mask 2 (INT_MSK2) [0xDF] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
Reserved
Reserved
Reserved
GPIO Port 2
Int Enable
Reserved
INT2
Int Enable
16-bit
Counter
Wrap Int
Enable
Reserved
Read/Write
-
-
R/W
–R/W
R/W
-
Default
0
0
0
0
00
0
0
Bit 7:
Reserved
Bit 6:
Reserved
Bit 5:
Reserved
Bit 4:
GPIO Port 2 Interrupt Enable
0 = Mask GPIO Port 2 interrupt
1 = Unmask GPIO Port 2 interrupt
Bit 3:
Reserved
Bit 2:
INT2 Interrupt Enable
0 = Mask INT2 interrupt
1 = Unmask INT2 interrupt
Bit 1:
16-bit Counter Wrap Interrupt Enable
0 = Mask 16-bit Counter Wrap interrupt
1 = Unmask 16-bit Counter Wrap interrupt
Bit 0:
Reserved
The GPIO interrupts are edge-triggered.
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com