| 数据搜索系统,热门电子元器件搜索 |
|
CYWUSB6953 数据表(PDF) 53 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
CYWUSB6953 数据表(HTML) 53 Page - Cypress Semiconductor |
|
53 / 68 page ![]() CYRF69103 Document #: 001-07611 Rev *F Page 53 of 68 Table 21-5. Interrupt Mask 3 (INT_MSK3) [0xDE] [R/W] Bit # 7 6 5 4 3 2 1 0 Field ENSWINT Reserved Read/Write R – – – – – – – Default 0 0 0 0 00 0 0 Bit 7 Enable Software Interrupt (ENSWINT) 0 = Disable. Writing 0's to an INT_CLRx register, when ENSWINT is cleared, cause the corresponding interrupt to clear 1 = Enable. Writing 1's to an INT_CLRx register, when ENSWINT is set, cause the corresponding interrupt to post Bits 6:0 Reserved Table 21-6. Interrupt Mask 2 (INT_MSK2) [0xDF] [R/W] Bit # 7 6 5 4 3 2 1 0 Field Reserved Reserved Reserved GPIO Port 2 Int Enable Reserved INT2 Int Enable 16-bit Counter Wrap Int Enable Reserved Read/Write – - - R/W –R/W R/W - Default 0 0 0 0 00 0 0 Bit 7: Reserved Bit 6: Reserved Bit 5: Reserved Bit 4: GPIO Port 2 Interrupt Enable 0 = Mask GPIO Port 2 interrupt 1 = Unmask GPIO Port 2 interrupt Bit 3: Reserved Bit 2: INT2 Interrupt Enable 0 = Mask INT2 interrupt 1 = Unmask INT2 interrupt Bit 1: 16-bit Counter Wrap Interrupt Enable 0 = Mask 16-bit Counter Wrap interrupt 1 = Unmask 16-bit Counter Wrap interrupt Bit 0: Reserved The GPIO interrupts are edge-triggered. [+] Feedback |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |