| 数据搜索系统,热门电子元器件搜索 |
|
CYWUSB6953 数据表(PDF) 47 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
CYWUSB6953 数据表(HTML) 47 Page - Cypress Semiconductor |
|
47 / 68 page ![]() CYRF69103 Document #: 001-07611 Rev *F Page 47 of 68 19.7 SPI Interface Pins The SPI interface between the radio function and MCU function uses pins P1.3–P1.5 and optionally P1.6. These pins are configured using the P1.3 and P1.4–P1.6 Configuration. 20. Timer Registers All timer functions of the CYRF69103 are provided by a single timer block. The timer block is asynchronous from the CPU clock. The 16-bit free running counter is used as the time-base for timer captures and can also be used as a general time-base by software. 20.1 Registers 20.1.1 Free Running Counter The 16-bit free running counter is clocked by a 4 or 6 MHz source. It can be read in software for use as a general purpose time base. When the low order byte is read, the high order byte is registered. Reading the high order byte reads this register allowing the CPU to read the 16-bit value atomically (loads all bits at one time). The free running timer generates an interrupt at 1024 μs rate. It can also generate an interrupt when the free running counter overflow occurs—every 16.384 ms. This allows extending the length of the timer in software. Figure 20-1. 16-bit Free Running Counter Block Diagram Table 19-17. SPI SCLK Frequency SCLK Select CPUCLK Divisor SCLK Frequency when CPUCLK = 12 MHz 00 6 2 MHz 01 12 1 MHz 10 48 250 kHz 11 96 125 kHz Timer Capture Clock 16-bit Free Running Counter Overflow Interrupt 1024-µs Timer Interrupt Table 20-1. Free Running Timer Low Order Byte (FRTMRL) [0x20] [R/W] Bit # 7 6 5 4 3 2 1 0 Field Free Running Timer [7:0] Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 00 0 0 Bits 7:0 Free running Timer [7:0] This register holds the low order byte of the 16-bit free running timer. Reading this register causes the high order byte to be moved into a holding register allowing an automatic read of all 16 bits simultaneously. For reads, the actual read occurs in the cycle when the low order is read. For writes the actual time the write occurs is the cycle when the high order is written. When reading the free running timer, the low order byte must be read first and the high order second. When writing, the low order byte must be written first then the high order byte. [+] Feedback |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |