CYWUSB6953_10 datasheet(28/68 Pages) CYPRESS

28 / 68 page

CYRF69103

Document #: 001-07611 Rev *F

Page 28 of 68

15.2.1 Interval Timer Clock (ITMRCLK)

The Interval Timer clock (ITMRCLK) can be sourced from the

internal 24 MHz oscillator, internal 32 kHz low power oscillator,

or timer capture clock. A programmable prescaler of 1, 2, 3, or 4

then divides the selected source. The 12-bit Programmable

Interval Timer is a simple down counter with a programmable

reload value. It provides a 1

μs resolution by default. When the

down counter reaches zero, the next clock is spent reloading.

The reload value can be read and written while the counter is

running, but care must be taken to ensure that the counter does

not unintentionally reload while the 12-bit reload value is only

partially stored—for example, between the two writes of the

12-bit value. The programmable interval timer generates

interrupt to the CPU on each reload.

The parameters to be set appears on the device editor view of

PSoC Designer after you place the CYRF69103 timer user

module.

The

parameters

are

PITIMER_Source

and

PITIMER_Divider. The PITIMER_Source is the clock to the timer

and the PITIMER_Divider is the value the clock is divided by.

The interval register (PITMR) holds the value that is loaded into

the PIT counter on terminal count. The PIT counter is a down

counter.

The Programmable Interval Timer resolution is configurable. For

example:

TCAPCLK divide by x of CPU clock (for example TCAPCLK

divide by 2 of a 24 MHz CPU clock gives a frequency of 12 MHz)

ITMRCLK divide by x of TCAPCLK (for example, ITMRCLK

divide by 3 of TCAPCLK is 4 MHz so resolution is 0.25

μs).

15.2.2 Timer Capture Clock (TCAPCLK)

The Timer Capture clock (TCAPCLK) can be sourced from the

internal 24 MHz oscillator or the internal 32 kHz low power oscil-

lator. A programmable prescaler of 2, 4, 6, or 8 then divides the

selected source.

Table 15-4. Timer Clock Config (TMRCLKCR) [0x31] [R/W]

Bit #

Field

TCAPCLK Divider

TCAPCLK Select

ITMRCLK Divider

ITMRCLK Select

Read/Write

R/W

Default

Bits 7:6

TCAPCLK Divider [1:0]

TCAPCLK Divider controls the TCAPCLK divisor.

0 0 = Divider Value 2

0 1 = Divider Value 4

1 0 = Divider Value 6

1 1 = Divider Value 8

Bits 5:4

TCAPCLK Select

The TCAPCLK Select field controls the source of the TCAPCLK.

0 0 = Internal 24 MHz Oscillator

0 1 =Reserved

1 0 = Internal 32 kHz Low power Oscillator

1 1 = TCAPCLK Disabled

Note The 1024

μs interval timer is based on the assumption that TCAPCLK is running at 4 MHz. Changes in TCAPCLK frequency

cause a corresponding change in the 1024

μs interval timer frequency.

Bits 3:2

ITMRCLK Divider

ITMRCLK Divider controls the ITMRCLK divisor

0 0 = Divider value of 1

0 1 = Divider value of 2

1 0 = Divider value of 3

1 1 = Divider value of 4

Bits 1:0

ITMRCLK Select

0 0 = Internal 24 MHz Oscillator

0 1 = Reserved

1 0 = Internal 32 kHz Low power Oscillator

1 1 = TCAPCLK

Note Changing the source of TMRCLK requires that both the source and destination clocks be running. Attempting to change

the clock source away from TCAPCLK after that clock has been stopped is not successful.

[+] Feedback

CYWUSB6953 数据表(PDF) 28 Page - Cypress Semiconductor

CYWUSB6953 数据表(HTML) 28 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表下载